DSpace@nitr >
National Institue of Technology- Rourkela >
Conference Papers >

Please use this identifier to cite or link to this item: http://hdl.handle.net/2080/1342

Title: Design and Verification of WISHBONE Bus Interface for System-on-Chip Integration
Authors: Swain, Ayaskanta
Mahapatra, K K
Keywords: SOC
Shared Bus interconnection
Issue Date: Dec-2010
Citation: Annual IEEE India Conference (INDICON), Jadavpur University from 17-19 Dec'2010
Abstract: System-on-Chip (SOC) design is an integration of multi million transistors in a single chip for alleviating time to market and reducing the cost of the design. Design reuse – the use of pre-designed and pre-verified cores is now the cornerstone of SOC design. It uses reusable Intellectual property (IP) blocks that supports plug and play integration and in turn allows huge chips to be designed at an acceptable cost, and quality. Hence to increase the productivity with reduction in design time a standard interface bus protocol is required to perform the plug and play integration. Open core SOC design methodology utilizes WISHBONE bus interface to foster design reuse by alleviating system-on-chip integration problems. In this paper we present the various features of WISHBONE bus interface. Two types of systems have been designed which utilizes DMA master cores and memory slave cores using WISHBONE point-to-point and shared bus interconnection schemes and the final implementations have be...
Description: Copyright for this article belongs to Proceedings Publishers.
URI: http://hdl.handle.net/2080/1342
Appears in Collections:Conference Papers

Files in This Item:

File Description SizeFormat
Cdrom_389.pdf272KbAdobe PDFView/Open

Show full item record

All items in DSpace are protected by copyright, with all rights reserved.


Powered by DSpace Feedback