Please use this identifier to cite or link to this item:
Full metadata record
DC FieldValueLanguage
dc.contributor.authorSwain, Ayaskanta-
dc.contributor.authorMahapatra, K K-
dc.identifier.citationAnnual IEEE India Conference (INDICON), Jadavpur University from 17-19 Dec'2010en
dc.descriptionCopyright for this article belongs to Proceedings Publishers.en
dc.description.abstractSystem-on-Chip (SOC) design is an integration of multi million transistors in a single chip for alleviating time to market and reducing the cost of the design. Design reuse – the use of pre-designed and pre-verified cores is now the cornerstone of SOC design. It uses reusable Intellectual property (IP) blocks that supports plug and play integration and in turn allows huge chips to be designed at an acceptable cost, and quality. Hence to increase the productivity with reduction in design time a standard interface bus protocol is required to perform the plug and play integration. Open core SOC design methodology utilizes WISHBONE bus interface to foster design reuse by alleviating system-on-chip integration problems. In this paper we present the various features of WISHBONE bus interface. Two types of systems have been designed which utilizes DMA master cores and memory slave cores using WISHBONE point-to-point and shared bus interconnection schemes and the final implementations have been done in XILINX FPGA platform. The functionality of the system is verified using Xilinx simulation results as well as board level ChipScope Pro results.en
dc.format.extent278572 bytes-
dc.subjectShared Bus interconnectionen
dc.titleDesign and Verification of WISHBONE Bus Interface for System-on-Chip Integrationen
Appears in Collections:Conference Papers

Files in This Item:
File Description SizeFormat 
Cdrom_389.pdf272.04 kBAdobe PDFView/Open

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.