DSpace@nitr >
National Institue of Technology- Rourkela >
Journal Articles >

Please use this identifier to cite or link to this item: http://hdl.handle.net/2080/52

Title: Novel recursive algorithm and highly compact semisystolic architecture for high throughput computation of 2-D DHT
Authors: Meher, P K
Panda, G
Keywords: digital arithmetic
parallel algorithms
systolic arrays
Issue Date: 13-May-1993
Publisher: IEE
Citation: Electronic Letters, Vol 29, Iss 10, P 883-885
Abstract: A recursive algorithm and a fully pipelined semisystolic CORDIC architecture for computing the 2-D discrete Hartley transform are proposed. The proposed architecture has nearly eight times the throughput rate and requires nearly (1/8)th the chip area compared with the existing CORDIC architecture
Description: Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEE
URI: http://hdl.handle.net/2080/52
Appears in Collections:Journal Articles

Files in This Item:

File Description SizeFormat
meher2.pdf273KbAdobe PDFView/Open

Show full item record

All items in DSpace are protected by copyright, with all rights reserved.

 

Powered by DSpace Feedback