DSpace@nitr >
National Institue of Technology- Rourkela >
Journal Articles >

Please use this identifier to cite or link to this item: http://hdl.handle.net/2080/52

Full metadata record

DC FieldValueLanguage
contributor.authorMeher, P K-
contributor.authorPanda, G-
date.accessioned2005-06-06T06:37:11Z-
date.available2005-06-06T06:37:11Z-
date.issued1993-05-13-
identifier.citationElectronic Letters, Vol 29, Iss 10, P 883-885en
identifier.urihttp://hdl.handle.net/2080/52-
descriptionPersonal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEen
description.abstractA recursive algorithm and a fully pipelined semisystolic CORDIC architecture for computing the 2-D discrete Hartley transform are proposed. The proposed architecture has nearly eight times the throughput rate and requires nearly (1/8)th the chip area compared with the existing CORDIC architectureen
format.extent279993 bytes-
format.mimetypeapplication/pdf-
language.isoen-
publisherIEEen
subjectdigital arithmeticen
subjectparallel algorithmsen
subjectsystolic arraysen
titleNovel recursive algorithm and highly compact semisystolic architecture for high throughput computation of 2-D DHTen
typeArticleen
Appears in Collections:Journal Articles

Files in This Item:

File Description SizeFormat
meher2.pdf273KbAdobe PDFView/Open

Show simple item record

All items in DSpace are protected by copyright, with all rights reserved.

 

Powered by DSpace Feedback