Please use this identifier to cite or link to this item:
Title: Novel Standby Leakage Reduction Technique in SRAM Cell with Enhanced Read Data Stability by Dynamically Varying the Cell Ratio and Pull-up Ratio using Wordline
Authors: Yadav, A.S.
Beohar, Ankur
Ambulker, Sunanda
Keywords: Hold Mode Leakage Power
Primary Latch
Secondary Latch
Data Stability.
Issue Date: Dec-2020
Publisher: IEEE
Citation: IEEE India Council International Conference 2020, INDICON-2020,New Delhi, 11th-13th Dec 2020
Abstract: The reliability and toughness of any SRAM cell is tarnished by miniaturization of device technology because of exponential increase in leakage current components in semiconductor devices. This article presents a novel SRAM cell topology to improve the standby leakage power dissipation, by dynamically varying the Cell Ratio and Pull-up ratio using wordline. The entire SRAM cell evaluation is performed at 45nm CMOS Technology. The standby leakage power dissipation of novel design is reduced to 63% as compared to standard six transistor based SRAM cell (6T). The read mode noise margin of novel design becomes 1.056× times than 6T SRAM cell. Further, the effect of process variation also considered for simulation. It also verifies that the novel design offers 8.30nW average (or mean) standby leakage power dissipation as compared to 13.60nW in 6T
Description: Copyright of this paper is with proceedings publisher
Appears in Collections:Conference Papers

Files in This Item:
File Description SizeFormat 
Yadav.A_IEEE2020.pdf1.5 MBAdobe PDFView/Open    Request a copy

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.