Please use this identifier to cite or link to this item:
Title: FPGA Implementation of Pipelined CORDIC Based Quadrature Direct Digital Synthesizer with Improved SFDR
Authors: Prasad, N
Swain, A K
Mahapatra, K K
Keywords: CORDIC
Quadrature outputs
Issue Date: Mar-2013
Publisher: IEEE
Citation: IEEE International conference on circuit,power and computing technologies-2013) on 21-22nd march, Electrical and Electronics Engineering Nooral Islam University, Kumaracoil, Thuckalay, Tamilnadu, India.
Abstract: Direct Digital Synthesizers (DDSs) or Numerically Controlled Oscillators (NCOs) are nowadays prominently used in the applications of RF signal processing, satellite communications, etc. This paper brings out the FPGA implementation of one such DDS which has quadrature outputs. The proposed design, which is based on pipelined CORDIC, has considerable improvement in terms of spurious free dynamic range (SFDR) compared to other existing designs at reduced hardware. The design is implemented on Xilinx XC3S500E-4FG320 FPGA, fabricated in 90 nm process technology. The design has utilized 487 slices and 967 4-input look up tables (LUTs) as its hardware count. The maximum sampling frequency of the proposed design is 107.216 MHz. The SFDR of proposed DDS is -96.31 dBc.
Description: Copyright belongs to proceeding publisher
ISSN: 978-1-4673-4920-8
Appears in Collections:Conference Papers

Files in This Item:
File Description SizeFormat 
FPGA.pdf294.19 kBAdobe PDFView/Open

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.