Please use this identifier to cite or link to this item:
Title: Analysing the Performance of Multi-core Architecture
Authors: Mohanty, R P
Turuk, A K
Sahoo, Bibhudatta
Keywords: Multi-core Technology
Multi-core Issues
SPLASH2 Benchmark
Multi2Sim simulator
Issue Date: 2012
Citation: 1st International Conference on Computing, Communication and Sensor Networks- CCSN, (2012), vol. 62, PIET, Rourkela, Odisha, pp.258-264, 2012.
Abstract: The advancement in technology has brought immense amount of changes in the design and productivity of applications designed for being used in the personal computers. By implementing greater number of cores to the same chip also results in facing challenges. In this case the challenge that is being faced is the core to core communication as well as the memory in addition to cache coherence. This paper presents a detailed analysis on performance of FFT a divide and conquer algorithm across with the Multi-core architecture with Internal and external network. The architectures are being defined using memory configuration and context configuration with help of Multi2Sim 3.4 simulator. The performance of these architectures have been simulated with Splash 2 Benchmark.
Description: Copyright belongs to proceeding publisher
Appears in Collections:Conference Papers

Files in This Item:
File Description SizeFormat 
Multicore_CCSN-2012.pdf158.02 kBAdobe PDFView/Open

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.