DSpace@nitr >
National Institue of Technology- Rourkela >
Conference Papers >

Please use this identifier to cite or link to this item: http://hdl.handle.net/2080/1607

Full metadata record

DC FieldValueLanguage
contributor.authorSarma, Anup-
contributor.authorSutar, Soubhagya-
contributor.authorSharma, V K-
contributor.authorMahapatra, K K-
identifier.citationInternational Conference on Recent Trends in Information Systems" at Jadavpur University on December 21-23, 2011.en
descriptionCopyright belongs to proceeding publisheren
description.abstractApplication-specific instruction-set processor (ASIP) has programming flexibility and performance as compared to application specific integrated circuits (ASICs). This makes it attractive choice for the future embedded processor on systemon-chip (SOC) design. We have designed an ASIP using language for instruction-set architecture (LISA). The designed processor has optimized instructions (a total of 8) for the image enhancement applications in spatial domain. The processor architecture is tested by writing soft codes for four different image enhancement algorithms. Good qualities of enhanced images have been obtained by the simulations. Finally, the processor architecture is prototyped in FPGA and implemented using TSMC 0.18 μm CMOS standard cell technology library. The architecture uses 21.72 K gate counts and consumes total power of 2.489 mW at 50MHz clock frequency and supply voltage of 1.8 V.en
format.extent755476 bytes-
subjectApplication-specific instruction-set processor (ASIP)en
subjectapplication specific integrated circuits (ASIC)en
subjectlanguage for instruction-set architecture (LISA)en
subjectimage enhancementen
titleAn ASIP for Image Enhancement Applications in Spatial Domain using LISAen
Appears in Collections:Conference Papers

Files in This Item:

File Description SizeFormat
34_168.pdf737KbAdobe PDFView/Open

Show simple item record

All items in DSpace are protected by copyright, with all rights reserved.


Powered by DSpace Feedback