DSpace@nitr >
National Institue of Technology- Rourkela >
Conference Papers >

Please use this identifier to cite or link to this item: http://hdl.handle.net/2080/1421

Title: An Efficient Distributed Arithmetic based VLSI Architecture for DCT
Authors: Sharma, V K
Mahapatra, K K
Pati, U C
Keywords: 2-D Discrete cosine transform (DCT)
Distributed Arithmetic (DA)
FPGA
Image compression,
JPEG
Issue Date: Feb-2011
Citation: International Conference on Devices and Communications, February 24-25, 2011, Birla Institute of Technology, Mesra, India
Abstract: Discrete cosine transform (DCT) is widely used in image and video compression standards. This paper presents distributed arithmetic (DA) based VLSI architecture of DCT for low hardware circuit cost as well as low power consumption. Low hardware cost is achieved by exploiting redundant computational units in recent literature. A technique to reduce error introduced by sign extension is also presented. The proposed 1-D DCT architecture is implemented in both the Xilinx FPGA and Synopsys DC using TSMC CLN65GPLUS 65nm technology library. For power and hardware cost comparisons, recent DA based DCT architecture is also implemented. The comparison results indicate the considerable power as well as hardware savings in presented architecture. 2-D DCT is implemented using row column decomposition by the proposed 1-D DCT architecture.
Description: Copyright belongs to Proceedings Publisher
URI: http://hdl.handle.net/2080/1421
Appears in Collections:Conference Papers

Files in This Item:

File Description SizeFormat
ICDeCom_IC_112 (2).pdf207KbAdobe PDFView/Open

Show full item record

All items in DSpace are protected by copyright, with all rights reserved.

 

Powered by DSpace Feedback