Please use this identifier to cite or link to this item: http://hdl.handle.net/2080/3049
Full metadata record
DC FieldValueLanguage
dc.contributor.authorSudeendra Kumar, K-
dc.contributor.authorSeth, Saurabh-
dc.contributor.authorSahoo, Sauvagya-
dc.contributor.authorMahapatra, Abhishek-
dc.contributor.authorSwain, Ayas Kanta-
dc.contributor.authorMahapatra, K K-
dc.date.accessioned2018-08-31T12:16:31Z-
dc.date.available2018-08-31T12:16:31Z-
dc.date.issued2018-07-
dc.identifier.citationIEEE Computer Society Annual Symposium on VLSI,8-11 July 2018, Hong Kong SAR, Chinaen_US
dc.identifier.uri10.1109/ISVLSI.2018.00127-
dc.identifier.urihttp://hdl.handle.net/2080/3049-
dc.descriptionCopyright of this paper belongs to proceedings publisheren_US
dc.description.abstractThe increased testability and observability due to test structures make chips vulnerable to side channel attacks. The intention of side channel attack are leaking secret keys used in cryptographic cores and getting access to trade related sensitive information stored in chips. Several countermeasures against test based side-channel attacks are available in research literature. One such countermeasure scheme is password based access protection to IEEE 1500 test wrapper, such that only an authentic user with valid password is allowed to access the test structures. IEEE 1500 is a core test standard for enabling the streamlined test integration and test reuse. The trust model of existing schemes assume outsourced assembly and test (OSAT) centre are completely trusted and design house will share secret keys to unlock the IEEE 1500 wrapper during testing. In this paper, we propose a Physical Unclonable Function (PUF) based technique incorporating challenge-response to support comprehensive test security in which there is no need for design house to share secret keys with untrusted OSAT centre to unlock the scan chains. The proposed scheme comes at the cost of reasonable area and performance overhead.en_US
dc.publisherIEEEen_US
dc.subjectIEEE 1500en_US
dc.subjectPhysical Unclonable Functionen_US
dc.subjectHardware Securityen_US
dc.titlePUF-based Secure Test Wrapper for SoC Testingen_US
dc.typeArticleen_US
Appears in Collections:Conference Papers

Files in This Item:
File Description SizeFormat 
2018_ISVLSI_SurendraKumar_PUF.pdf334.44 kBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.