Please use this identifier to cite or link to this item:
Title: An Architectural Support for Reduction of In-rush Current in Systems with Instruction Controlled Power Gating
Authors: Pyne, Sumanta
Keywords: Leakage power
Power gating
In-rush current
Architectural support
Issue Date: May-2018
Citation: ACM Great Lakes Symposium on VLSI (GLSVLSI), Chicago, Illinois, USA, 23-25 May 2018
Abstract: The present work introduces a hardware based technique for reduction of in-rush current in processors with power gating (PG) facility. A PG instruction has been introduced which is responsible in turning on multiple components from sleep to active mode at overlapped time intervals. The supporting hardware for the proposed PG instruction allows overlapped wake-up as long as the resultant in-rush current is tolerable by the system. The efficacy of the proposed method is evaluated on MiBench and MediaBench benchmark programs. The proposed method reduces in-rush current by an average of 35% with average performance loss of 5%.
Description: Copyright of this document belongs to proceedings publisher.
Appears in Collections:Conference Papers

Files in This Item:
File Description SizeFormat 
2018_GLSVLSI_SPyne_Architectural.pdf542.05 kBAdobe PDFView/Open

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.