Please use this identifier to cite or link to this item:
Title: Novel Design Technique of Address Decoder for SRAM
Authors: Mishra, A K
Acharya, D P
Patra, P K
Keywords: Address Decoder
SRAM architecture
Cache memory
Issue Date: 2014
Publisher: IEEE
Citation: IEEE International Conference on Advanced Communication Control and Computing Technologies - ICACCCT May 8-10, 2014.Ramanathapuram, Tamilnadu, India.
Abstract: Address Decoder is an important digital block in SRAM which takes up to half of the total chip access time and significant part of the total SRAM power in normal read/write cycle. To design address decoder need to consider two objectives, first choosing the optimal circuit technique and second sizing of their transistors. Novel address decoder circuit is presented and analysed in this paper. Address decoder using NAND-NOR alternate stages with predecoder and replica inverter chain circuit is proposed and compared with traditional and universal block architecture, using 90nm CMOS technology. Delay and power dissipation in proposed decoder is 60.49% and 52.54% of traditional and 82.35% and 73.80% of universal block architecture respectively
Description: Copyright belongs to the Proceeding of Publisher
Appears in Collections:Conference Papers

Files in This Item:
File Description SizeFormat 
decoder_paper.pdf643.68 kBAdobe PDFView/Open

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.