Please use this identifier to cite or link to this item:
Title: Performance Assessment of Different Network-on-Chip Topologies
Authors: Reddy, T N K
Swain, A K
Singh, J K
Mahapatra, K K
Keywords: SoC design
Issue Date: Mar-2014
Citation: International Conference on Devices, Circuits and Systems 2014 (ICDCS'14), 6-8th March,Karunya University, Coimbatore
Abstract: Multiprocessor System-on-Chip platforms are gaining prominence in the field of SoC design, which accommodates several large heterogeneous semiconductor intellectual property (IP) blocks, integrated onto a single chip. However, there’s a crisis of global interconnection with existing bus architectures in such SoC Designs. In response to this crisis, Network-on-Chip (NoC) is an upcoming paradigm, and is becoming the leading contender to replace the conventional bus architectures. Many Network-on-Chip topologies have been proposed in an attempt to tackle various chip architecture needs and routing techniques. In this paper, some of the topologies such as Mesh, Torus, Binary Tree and Butterfly Fat Tree (BFT) have been simulated using a Network Simulator(NS2) and their performances have been assessed and compared taking throughput, maximum end-to-end latency and dropping probability as assessment parameters.
Description: Copyright Belong to the Proceeding of Publisher
Appears in Collections:Conference Papers

Files in This Item:
File Description SizeFormat 
Camera Ready Paper-NoC_NIT Rourkela (1).pdf145.92 kBAdobe PDFView/Open

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.