Please use this identifier to cite or link to this item:
Title: Performance Evalulation of Different Routing Algorithms in Network on Chip
Authors: Singh, J K
Swain, A K
Reddy, T N K
Mahapatra, K K
Keywords: Network on Chip
XY routing algorithm
OE routing algorithm
Performance metrics
Issue Date: 2013
Citation: Asia-Pacific Conference on Postgraduate Research in Microelectronic and Electronics Research, December 19-21, 2013 GITAM University, Visakhapatnam campus
Abstract: Network on Chip (NoC) is a new paradigm to make the interconnections inside a System on Chip (SoC). By the developments achieved in integrated circuits (IC) manufacturing there have been attempts to design vast amounts of network on the chips in order to achieve more efficient and optimized chips. A better routing algorithm can enhance the performance of NoC. XY routing algorithm is a distributed deterministic algorithm. Odd-Even (OE) routing algorithm is distributed adaptive routing algorithm with deadlock-free ability. Every NoC should satisfy some performance requirements like low latency, high throughput and low network power. Here we demonstrated the impact of traffic load variations on average latency, average throughput and total network power for two routing algorithms XY and OE on a 3x3 2- dimensional mesh topology. The simulations have been performed on NIRGAM NoC simulator version 2.1 for constant bit rate (CBR) traffic condition. The simulation results contains overall average latency (clock cycles per packet), average throughput (in Gbps) and total network power (in mW). Performance metrics (P) is calculated for both routing algorithms and compared.
Description: Copyright belongs to the proceeding publisher
Appears in Collections:Conference Papers

Files in This Item:
File Description SizeFormat 
Performance Evalulation of Different Routing.pdf585.07 kBAdobe PDFView/Open

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.