Please use this identifier to cite or link to this item:
Title: Real Time Implementation of Digital Filter on Control strategy of DSTATCOM for Load Compensation under Distorted Utility Condition
Authors: Sahu, G
Mahapatra, K K
Keywords: Field programmable gate array
Constant Coefficient
Distribution Static compensator
Finite Impulse Response
Issue Date: Dec-2013
Publisher: IEEE
Citation: IEEE International Conference paper to NITR DSPACE on 20th,Dec 2013 GITAM University Vishakapatnam(Vizag),Andhra Pradesh.
Abstract: The Distribution STATic COMpensator (DSTAT- COM) has proved to be a useful custom power device to eliminate harmonic components and to compensate reactive power for balanced /unbalanced linear/nonlinear loads. This paper presents a novel control strategy to calculate the reference compensation current of three phase DSTATCOM under distorted utility condition at instantaneous state. In this proposed approach digital FIR filters with cut off frequency 25,100 Hz of direct form structure have been implemented on FPGA to make the process faster. The performance of the system simulated in Matlab Platform and evaluated considering the source current total harmonic distortion. The VHDL design has been implemented using ISE10.1 tool from Xilinx. This is tested on a board with hardware configuration such as FPGA - XC2VP4 with on chip PowerPC-405 Processor, ADC AD9240-14 bit 10MSPS analog input channel, DAC AD7541-12-bit of conversion time–100ns with System clock 40 MHz.
Description: Copyright belongs to the Proceeding of Publisher
Appears in Collections:Conference Papers

Files in This Item:
File Description SizeFormat 
pid71.pdf434.2 kBAdobe PDFView/Open

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.