Please use this identifier to cite or link to this item:
Title: A Novel Low Power 3T Inverter
Authors: Rout, P K
Nayak, D
Acharya, D P
Keywords: Inverter
dynamic power
short circuit
low power
Issue Date: Sep-2013
Citation: International Conference on Advanced Electronic Systems (ICAES-2013), September 21-23, 2013, CEERI Pilani, Rajsthan
Abstract: Though CMOS logic inverter is widely appreciated because of its negligible static power consumption still sometimes it is deprecated because of the high dynamic power consumption. The high dynamic power consumption is because of the charging and discharging of the load capacitor and also because of the unwanted short-circuits current from Vdd to ground. The proposed three transistor saturated NMOS inverter reduces the short-circuit current and hence reduces the overall power consumption. The proposed inverter reduces the average power consumption by 35% for any input signal of frequency less than or equal to 1 MHz and by 15% for any input signal up to around 10MHz. But the power consumption slowly increases when the input frequency goes beyond 100 MHz. So the proposed inverter can be used in MHz applications to save a good amount of power.
Description: Copyright belongs to proceeding publisher
Appears in Collections:Conference Papers

Files in This Item:
File Description SizeFormat 
A Novel Low Power 3T Inverter.pdf278.65 kBAdobe PDFView/Open

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.