Please use this identifier to cite or link to this item:
Title: An Improved VLSI Architecture of S-box for AES Encryption
Authors: Kumar, S
Sharma, V K
Mahapatra, K K
Keywords: S-box
Composite field arithmetic
AES encryption
FPGA implementation
Issue Date: Apr-2013
Citation: IEEE International conference on Communication Systems and Network Technologies-2013, 6-8 April 2013, Mir Labs,Gwalior
Abstract: This paper presents an improved VLSI architecture of S-box for AES encryption system. Certain basic blocks in conventional architecture are replaced by efficient multiplexers and an optimized combinational logic to facilitate speed improvement. The proposed as well as conventional architecture are implemented in Xilinx FPGA and 0.18 μm standard cell ASIC technology. ASIC implementation indicates speed enhancement while maintaining constant area compared to conventional architecture. FPGA implementation also confirms speed improvement of about 0.6 ns along with low utilization of FPGA fabrics. Furthermore, there is significant power improvement (155 %) compared to conventional structure.
Description: Copyright belongs to the Proceeding of Publisher
Appears in Collections:Conference Papers

Files in This Item:
File Description SizeFormat 
PID2642629.pdf199.39 kBAdobe PDFView/Open

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.