Please use this identifier to cite or link to this item:
Title: Low Latency VLSI Architecture of S-box for AES Encryption
Authors: Kumar, S
Sharma, V K
Mahapatra, K K
Keywords: AES
Low Latency Design
Composite Field Arithmetic
Issue Date: Mar-2013
Publisher: IEEE
Citation: IEEE International conference on circuit,power and computing technologies-2013) on 21-22nd march, Electrical and Electronics Engineering Nooral Islam University, Kumaracoil, Thuckalay, Tamilnadu, India.
Abstract: This paper presents delay improved VLSI architecture of S-box for Advance Encryption Standard (AES)algorithm. The proposed architecture is implemented in FPGA. The delay, area and power comparison with some existing S-box architecture have been done. The comparison results show delay improvement along with low power consumption with constant area in terms of FPGA slices. The silicon validity is done by programming the XC2VP30 device of Xilinx FPGA with VHDL code for the proposed architecture. The architecture is also implemented in ASIC using 0.18 μm standard cell technology library which shows delay improvement of about 16 percent.
Description: Copyright for this paper belongs to proceeding publisher
Appears in Collections:Conference Papers

Files in This Item:
File Description SizeFormat 
PID2662381.pdf224.74 kBAdobe PDFView/Open

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.