Please use this identifier to cite or link to this item:
Full metadata record
DC FieldValueLanguage
dc.contributor.authorSahoo, S R-
dc.contributor.authorMahapatra, K K-
dc.identifier.citation: IEEE – International Conference on Advances in Engineering, Science And Management(Icaesm-2012), 30-31 March 2012, Tamilnadu.en
dc.descriptionCopyright for this paper belongs to IEEEen
dc.description.abstractIn this paper the design of a low power and high performance dynamic circuit using a new CMOS domino logic family called feedthrough logic is presented. The need for faster circuits with low power dissipation has made it common practice to use feedthrogh logic. The proposed circuit for low power improves dynamic power consumption as compared to the existing feedthrough logic and to further improve its speed we proposed another circuit which improves the speed by sacrificing dynamic power consumption. The proposed circuit is simulated using 0.18 μm, 1.8 V CMOS process technology. Intensive simulation results in Cadence environment shows that the proposed modified low-power structure reduces the dynamic power approximately by 35% and the modified structure for high performance achieves a speed up- 1.3 for 10-stage of inverters and 8-bit ripple carry adder in comparison to existing feedthrough logic. The concept is validated through extensive simulation. The problem of requirement of output inverter and non-inverting logic are also completely eliminated in the proposed design.en
dc.format.extent462211 bytes-
dc.subjectFeedthrough logic (FTL)en
dc.subjectdynamic CMOS logic circuiten
dc.subjecthigh performanceen
dc.subjectlow-power adderen
dc.titlePerformance Analysis of Modified Feedthrough Logic for Low Power and High Speeden
Appears in Collections:Conference Papers

Files in This Item:
File Description SizeFormat 
IEEEICAESM-960.pdf451.38 kBAdobe PDFView/Open

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.