Please use this identifier to cite or link to this item:
Full metadata record
DC FieldValueLanguage
dc.contributor.authorSahoo, S R-
dc.contributor.authorMahapatra, K K-
dc.identifier.citationNational conference on VLSI Design and Embedded systems(NCVDES-2011) ,12-14 October 2011,CEERI,Pilani-333031(Rajasthan)en
dc.descriptionCopyright belongs to proceeding publisheren
dc.description.abstractThis paper presents the design of a low power dynamic circuit using a new CMOS domino logic family called feedthrough logic. The proposed circuit has very low dynamic power consumption compared to the recently proposed circuit techniques for the dynamic logic styles. The proposed circuit has been simulated at 0.18 µm, 1.8 V CMOS process technology. Intensive simulation results in Cadence environment shows that the dynamic power reduces approximately by 40% for 10-stage of inverters and 4-bit ripple carry adder in comparison to existing feedthrough logic. The problem of requirement of output inverter and non- inverting logic are also completely eliminated in the proposed design.en
dc.format.extent116984 bytes-
dc.subjectCMOS logic circuitsen
dc.subjectfeedthrough logic (FTL)en
dc.titleA Low Power Circuit Technique for Feedthrough Logicen
Appears in Collections:Conference Papers

Files in This Item:
File Description SizeFormat 
sauvagya_NCVDES_S01_11.pdf114.24 kBAdobe PDFView/Open

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.