Please use this identifier to cite or link to this item:
Full metadata record
DC FieldValueLanguage
dc.contributor.authorMeher, P-
dc.contributor.authorMahapatra, K K-
dc.identifier.citationInternational Conference on Advanced Computing, Communication and Networks [ICACCN-11], 2-3 June, Hotel Aroma, Chandigarhen
dc.descriptionCopyright belongs to proceeding publisheren
dc.description.abstractDynamic logic style is used in high performance circuit designs because of its faster speed and lesser transistor requirement as compared to static CMOS logic style. Dynamic logic has inherent disadvantages like less noise immunity and high power consumption. In this paper we have proposed a novel circuit technique for implementing dynamic gate. The proposed circuit has very less power dissipation with almost same noise immunity compared to the recently proposed circuit techniques for dynamic logic styles to improve noise immunity. The concept is validated through extensive simulation.en
dc.format.extent93102 bytes-
dc.subjectDomino logicen
dc.subjectdynamic logicen
dc.subjectpower consumptionen
dc.subjectleakage toleranceen
dc.titleA Low-Power Circuit Technique for Dynamic CMOS Logicen
Appears in Collections:Conference Papers

Files in This Item:
File Description SizeFormat 
Preetisudha_ICACCN.pdf90.92 kBAdobe PDFView/Open

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.