Please use this identifier to cite or link to this item:
Full metadata record
DC FieldValueLanguage
dc.contributor.authorSharma, V K-
dc.contributor.authorPati, U C-
dc.contributor.authorMahapatra, K K-
dc.identifier.citationInternational Conference on Electronics Systems (ICES-2011),National Institute of Technology, Rourkela, India, 7-9th Jan 2011en
dc.descriptionCopyright belongs to Porceeding Publisheren
dc.description.abstractIn this paper, first a comparative simulation study of PSNR is done for two quantization tables, one recommended by JPEG committee and another suitable for hardware simplification. Simulation results indicate that quantization table suitable for hardware simplification can be used for designing JPEG baseline coder circuitry. Then we present a simple finite state machine (FSM) based VLSI architecture and its FPGA implementation from discrete cosine transform (DCT)to zig-zag ordering of transformed coefficients for JPEG baseline coder. 1-D DCT implementation is done for the compressed distributed arithmetic (DA) algorithm reported in previous literature with shifting performed by division operator.Quantizer using only shifter (no adder) and 2-D DCT are combined in single step. Implementation is done on XC2VP30 device on Xilinx Virtex-II Pro FPGA board.en
dc.format.extent508049 bytes-
dc.subjectdiscrete cosine transform (DCT)en
dc.subjectQuantization tableen
dc.subjectFPGA based designen
dc.subjectdistributed arithmetic (DA)en
dc.titleA Simple VLSI Architecture for Computation of 2-D DCT, Quantization and Zig-zag ordering for JPEGen
Appears in Collections:Conference Papers

Files in This Item:
File Description SizeFormat 
ICES_NITRKL_41.pdf496.14 kBAdobe PDFView/Open

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.