DSpace@nitr >
National Institue of Technology- Rourkela >
Conference Papers >

Please use this identifier to cite or link to this item: http://hdl.handle.net/2080/1349

Full metadata record

DC FieldValueLanguage
contributor.authorMukherjee, S-
contributor.authorSahoo, Bibhudatta-
identifier.citationProceeding of International Conference on Electronic Systems (ICES-2011), page 383 – 389, Excel India Publishers, New Delhi, 2011en
descriptionCopyright belongs to Proceedings Publisheren
description.abstractThis paper covers the implementation of the International Data Encryption Algorithm (IDEA) using Very Large Scale Integrated Circuits Hardware Description Language (VHDL) with the help of Xilinx – ISE 10.1. In terms of security, this algorithm is very much superior and is already patented by Ascom. The whole algorithm is divided into modules and among all of them the most time consuming one is the modulo multiplication module. The multiplication algorithm that is used computes the product in a recursive fashion and it uses Divide and Conquer approach during multiplication, as mentioned in [2], which ultimately consumes less time and increases the throughput in the algorithm. Moreover the design is made pipelined for increasing the throughput. The block size considered here is same as of traditional IDEA encryption algorithm [1] which is of 64 bits with 16 bit sub-blocks [1].en
format.extent161280 bytes-
publisherExcel India Publishersen
subjectHardware Implementationsen
subjectModulo Multiplieren
subjectPartial Productsen
titleA Hardware implementation of IDEA cryptosystem using a recursive multiplication approachen
Appears in Collections:Conference Papers

Files in This Item:

File Description SizeFormat
CI_2011_5001 (2).pdf157KbAdobe PDFView/Open

Show simple item record

All items in DSpace are protected by copyright, with all rights reserved.


Powered by DSpace Feedback