DSpace@nitr >
National Institue of Technology- Rourkela >
Conference Papers >

Please use this identifier to cite or link to this item: http://hdl.handle.net/2080/1213

Full metadata record

DC FieldValueLanguage
contributor.authorSwain, Ayaskanta-
contributor.authorMahapatra, K K-
date.accessioned2010-03-31T09:53:42Z-
date.available2010-03-31T09:53:42Z-
date.issued2010-
identifier.urihttp://hdl.handle.net/2080/1213-
descriptionCopyright for the article belongs to proceedings publishersen
description.abstractSystem-on-Chip (SoC) design is an integration of multi million transistors in a single chip for alleviating time to market and reduce the cost of the design. It uses the concept of design reuse to increase the productivity with reduction in time. In this paper we present a platform for a low cost SoC design using Open Core SoC design methodology. It offers flexible way of using reusable cores with low cost. In this proposed design a set of cores from Open Core is collected and integrated using Open Core WISHBONE interfacing for an audio processing application. The first primary result shows that the SoC can be implemented using field programmable gate array (FPGA).en
format.extent745391 bytes-
format.mimetypeapplication/pdf-
language.isoen-
publisherProceedings of the International Multi Conference of Engineers and Computer Scientists 2010 Vol II , IMECS 2010, March 17-19, Hong Kongen
subjectOpen Core SoC Designen
subjectWISHBONE bus interfaceen
subjectPoint-to-Point interconnectionen
titleLow Cost System on Chip Design for Audio Processingen
typeArticleen
Appears in Collections:Conference Papers

Files in This Item:

File Description SizeFormat
IMECS2010_pp1380-1385-1.pdf727KbAdobe PDFView/Open

Show simple item record

All items in DSpace are protected by copyright, with all rights reserved.

 

Powered by DSpace Feedback