Please use this identifier to cite or link to this item:
http://hdl.handle.net/2080/1015| Title: | A Lossless Image Compression Technique using Simple Arithmetic Operations and its FPGA Implementation |
| Authors: | Pattanaik, S K Mahapatra, K K |
| Issue Date: | 2006 |
| Publisher: | IEEE |
| Citation: | IEEE International Conference on Industrial Technology, 2006. ICIT, 15-17 December 2006. |
| Abstract: | Based on some simple arithmetic calculation, an efficient Lossless Image Compression technique is proposed. The proposed algorithm is implemented using Xilinx FPGA. This technique is designed for high quality still image compression, especially PSNR value above 34. This algorithm is most applicable for those images where lossy compression is avoided such as medical and scientific images. The architecture is very simple so the encoding and decoding procedure is very fast. |
| URI: | http://dx.doi.org/10.1109/ICIT.2006.372532 http://hdl.handle.net/2080/1015 |
| Appears in Collections: | Conference Papers |
Files in This Item:
| File | Description | Size | Format | |
|---|---|---|---|---|
| arith_icit06.pdf | 1.91 MB | Adobe PDF | View/Open |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.