Please use this identifier to cite or link to this item: http://hdl.handle.net/2080/4315
Full metadata record
DC FieldValueLanguage
dc.contributor.authorSoni, Devesh-
dc.contributor.authorSaha, Sumit-
dc.date.accessioned2024-01-16T12:48:08Z-
dc.date.available2024-01-16T12:48:08Z-
dc.date.issued2023-12-
dc.identifier.citationInternational Journal for Computational Electronics for Wireless Communication (ICCWC), NIT Jalandhar, 22nd - 23rd December 2023en_US
dc.identifier.urihttp://hdl.handle.net/2080/4315-
dc.descriptionCopyright belongs to proceeding publisheren_US
dc.description.abstractIn modern system-on-chips (SoCs), embedded static random access memory (SRAM) units are vital components that facilitate on-chip memory for fast data storage and access. However, traditional SRAM cells based on metal oxide semiconductor (MOS) designs consume relatively high power, making them less suitable for power constrained devices. Researchers are tackling the constraints of SRAM technology by investigating refined approaches rooted in carbon nano- tube field-effect transistors (CNTFETs) which includes fine-tuning of model Pa- rameters like nanotube diameter, flat band voltage, and CNT density to enhance SRAM cell performance and efficiency and to create more advanced and power- efficient memory solutions. The objective of this work is to design, evaluate and predict the performance of different SRAM cell by incorporating low-power strategies within 5nm node CNTFET 6T SRAM cell. These strategies encompass the Sleepy approach, Header approach, Footer approach, Zigzag approach, Leak- age feedback approach, Stack approach, Leakage feedback with stack approach, Sleepy keeper approach, Sleepy stack approach, and Sleepy stack with keeper approach. To evaluate their effectiveness, the research paper uses performance met- rics such as noise margin, delay, and leakage power.en_US
dc.language.isoenen_US
dc.subject5nm node CNTFET SRAMen_US
dc.subjectLow Power techniquesen_US
dc.subjectDelayen_US
dc.subjectSNMen_US
dc.subjectLeakage poweren_US
dc.titleLeakage Power Reduction and Stability Analysis of 5nm node GAA CNTFET SRAMsen_US
dc.typeArticleen_US
Appears in Collections:Conference Papers

Files in This Item:
File Description SizeFormat 
2023_ICCWC_DSoni_Leakage.pdf986.56 kBAdobe PDFView/Open    Request a copy


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.