Please use this identifier to cite or link to this item: http://hdl.handle.net/2080/2540
Full metadata record
DC FieldValueLanguage
dc.contributor.authorSwain, A K-
dc.contributor.authorRajesh Kumar, B-
dc.contributor.authorSatpathy, S N-
dc.contributor.authorMahapatra, K K-
dc.date.accessioned2016-09-21T03:59:42Z-
dc.date.available2016-09-21T03:59:42Z-
dc.date.issued2016-08-
dc.identifier.citationIEEE International Conference on Distributed Computing,VLSI,Electrical Circuits and Robotics(DISCOVER 2016), NIT Surathkal, India, 13-14 August 2016en_US
dc.identifier.urihttp://hdl.handle.net/2080/2540-
dc.descriptionCopyright belongs to the proceeding publisheren_US
dc.description.abstractThis paper investigates the various aspects of network on Chip(NoC) design and its FPGA implementation. A parametric approach of evaluating the FPGA resources, delay and maximum frequency of operation for a NoC design has been described which may help the designer to take early decision related to NoC designing and prototyping. Virtual channel(VC), flit buffer depth and flit data width are taken as the parameter for evaluation. The functional simulation results show a successful data transfer between different nodes of a 3x3 NoC. Increase in VCs increases the FPGA resources, delay and reduces the frequency of operation. The maximum frequency of operation is also affected by the variation of Flit Data Width and Flit Buffer Depth.en_US
dc.publisherIEEEen_US
dc.subjectNoCen_US
dc.subjectMeshen_US
dc.subjectRouteren_US
dc.subjectFPGAen_US
dc.subjectParametric Evaluationen_US
dc.titleFPGA Prototyping and Parameterised based Resource Evaluation of Network on Chip Architectureen_US
dc.typeArticleen_US
Appears in Collections:Conference Papers

Files in This Item:
File Description SizeFormat 
2016_DISCOVER_201_Ayas.pdf734.7 kBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.