Please use this identifier to cite or link to this item:
http://hdl.handle.net/2080/1915
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Mankar, A | - |
dc.contributor.author | N, Prasad | - |
dc.contributor.author | Meher, S | - |
dc.date.accessioned | 2013-04-12T05:40:06Z | - |
dc.date.available | 2013-04-12T05:40:06Z | - |
dc.date.issued | 2013-04 | - |
dc.identifier.citation | IEEE International conference on Communication Systems and Network Technologies-2013, 6-8 April 2013, Mir Labs,Gwalior | en |
dc.identifier.uri | http://hdl.handle.net/2080/1915 | - |
dc.description | Copyright for this article belongs to the publisher | en |
dc.description.abstract | Transforms like Discrete Fourier Transform (DFT) are a major block in communication systems such as OFDM, etc. This paper reports architecture of a DFT core using new distributed arithmetic (NEDA) algorithm. The advantage of the proposed architecture is that the entire transform can be implemented using adder/subtractors and shifters only, thus minimising the hardware requirement compared to other architectures. The proposed design is implemented for 16 – bit data path (12 – bit for comparison) considering both integer representation as well as fixed point representation, thus increasing the scope of usage. The proposed design is mapped on to Xilinx XC2VP30-7FF896 FPGA, which is fabricated using 130 nm process technology. The hardware utilization of the proposed design on the mapped FPGA is 295 slices, 478 4-input LUTs and 304 slice flip flops. The maximum on board frequency of operation of the proposed design is 79.339 MHz. The proposed design has 72.27% improvement in area, 10.31% improvement in both maximum clock frequency and throughput when compared to other designs. | en |
dc.format.extent | 239104 bytes | - |
dc.format.mimetype | application/pdf | - |
dc.language.iso | en | - |
dc.subject | Discrete Fourier Transform (DFT) | en |
dc.subject | new distributed arithmetic (NEDA) | en |
dc.subject | FPGA | en |
dc.subject | DSP | en |
dc.title | FPGA Implementation of Discrete Fourier Transform Core Using NEDA | en |
dc.type | Article | en |
Appears in Collections: | Conference Papers |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
csnt@abhishek.pdf | 233.5 kB | Adobe PDF | View/Open |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.