Please use this identifier to cite or link to this item: http://hdl.handle.net/2080/1818
Full metadata record
DC FieldValueLanguage
dc.contributor.authorVarghese, G T-
dc.contributor.authorMahapatra, K K-
dc.date.accessioned2013-01-02T10:41:06Z-
dc.date.available2013-01-02T10:41:06Z-
dc.date.issued2012-12-
dc.identifier.citationInternational Conference on green technologies on Mar Baselios college of Engineering and technology, Thiruvananthapuram, Kerala during 18th to 20th Dec, 2012en
dc.identifier.urihttp://hdl.handle.net/2080/1818-
dc.descriptionCopyright for this paper belongs to proceeding publisheren
dc.description.abstractThe present investigation proposes an efficient low power encoding scheme intended for a 5GS/s 5 bit flash analog to digital converter. The designing of a thermometer code to binary code is one of the challenging issues in the design of a high speed low power flash ADC. An encoder circuit in this paper translates the thermometer code into the intermediate gray code to reduce the effects of bubble errors. To maintain the high speed with low power dissipation, the implementation of the encoder through pseudo NMOS logic is presented. The proposed encoder is designed using 90nm technology in 1.2 V power supply using CADENCE tool. The simulation results shown for a sampling frequency of 5GHz and the average power dissipation of the encoder is 0.3149 mW which is very less in comparison with current mode logic encoder implementation.en
dc.format.extent412215 bytes-
dc.format.mimetypeapplication/pdf-
dc.language.isoen-
dc.subjectAnalog to digital converteren
dc.subjectFlash ADCen
dc.subjectPseudo NMOS logicen
dc.subjectPseudo Dynamic CMOS logicen
dc.titleA High Speed Low Power Encoder for a 5 Bit Flash ADCen
dc.typeArticleen
Appears in Collections:Conference Papers

Files in This Item:
File Description SizeFormat 
ICGT.pdf402.55 kBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.