A High Speed Encoder for a 5GS/s 5 Bit Flash ADC

Please use this identifier to cite or link to this item: http://hdl.handle.net/2080/1736

Full metadata record

DC Field	Value	Language
dc.contributor.author	Varghese, G T	-
dc.contributor.author	Mahapatra, K K	-
dc.date.accessioned	2012-08-08T09:43:13Z	-
dc.date.available	2012-08-08T09:43:13Z	-
dc.date.issued	2012-07	-
dc.identifier.citation	3rd International Conference on computing communication and networking technologies on SNS college of Engineering, Coimbatore during 26th to 28th July, 2012	en
dc.identifier.uri	http://hdl.handle.net/2080/1736	-
dc.description	Copyright belongs to proceeding publisher	en
dc.description.abstract	The present investigation proposes an efficient high speed encoding scheme intended for a 5GS/s 5 bit flash analog to digital converter. The designing of a thermometer code to binary code is one of the challenging issues in the design of a high speed flash ADC. An encoder circuit in this paper translates the ther-mometer code into the intermediate gray code to reduce the ef-fects of bubble errors. To increase the speed of the encoder, the implementation of the encoder through pseudo dynamic CMOS logic is presented. The proposed encoder is designed using 90nm technology at 1.2V power supply using CADENCE tool. The simulation results shown for a sampling frequency of 5GHz and the average power dissipation of the encoder is 1.919mW.	en
dc.format.extent	392027 bytes	-
dc.format.mimetype	application/pdf	-
dc.language.iso	en	-
dc.subject	Analog to digital converter	en
dc.subject	Flash ADC	en
dc.subject	Pseudo dynamic CMOS logic	en
dc.title	A High Speed Encoder for a 5GS/s 5 Bit Flash ADC	en
dc.type	Article	en
Appears in Collections:	Conference Papers

Files in This Item:

File	Description	Size	Format
Camera Ready paper.pdf		382.84 kB	Adobe PDF	View/Open

Show simple item record