Please use this identifier to cite or link to this item: http://hdl.handle.net/2080/1213
Full metadata record
DC FieldValueLanguage
dc.contributor.authorSwain, Ayaskanta-
dc.contributor.authorMahapatra, K K-
dc.date.accessioned2010-03-31T09:53:42Z-
dc.date.available2010-03-31T09:53:42Z-
dc.date.issued2010-
dc.identifier.urihttp://hdl.handle.net/2080/1213-
dc.descriptionCopyright for the article belongs to proceedings publishersen
dc.description.abstractSystem-on-Chip (SoC) design is an integration of multi million transistors in a single chip for alleviating time to market and reduce the cost of the design. It uses the concept of design reuse to increase the productivity with reduction in time. In this paper we present a platform for a low cost SoC design using Open Core SoC design methodology. It offers flexible way of using reusable cores with low cost. In this proposed design a set of cores from Open Core is collected and integrated using Open Core WISHBONE interfacing for an audio processing application. The first primary result shows that the SoC can be implemented using field programmable gate array (FPGA).en
dc.format.extent745391 bytes-
dc.format.mimetypeapplication/pdf-
dc.language.isoen-
dc.publisherProceedings of the International Multi Conference of Engineers and Computer Scientists 2010 Vol II , IMECS 2010, March 17-19, Hong Kongen
dc.subjectOpen Core SoC Designen
dc.subjectWISHBONE bus interfaceen
dc.subjectPoint-to-Point interconnectionen
dc.titleLow Cost System on Chip Design for Audio Processingen
dc.typeArticleen
Appears in Collections:Conference Papers

Files in This Item:
File Description SizeFormat 
IMECS2010_pp1380-1385-1.pdf727.92 kBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.