A Novel Control Circuit for Aircraft Power Supply Using Soft-Switched Inverter

Sushant Kumar Pattanaik and K. K. Mahapatra
Department of Electronics and Communication Engineering, National Institute of Technology, Rourkela, India
E-mail: sushantpattanaik@gmail.com, kmaha2@rediffmail.com

Abstract- This paper describes the design of a novel aircraft power supply. Power supply design is designed using a soft-switched Resonant DC Link Inverter (RDCLI). A current initialization scheme based on state transition equation is adopted to avoid zero crossing failures. Zero-hysteresis bang-bang control is used for current control within the inverter. The designed power supply supports 400 Hz load. The advantages of the power supply design using soft-switched inverter rather than conventional hard switched PWM inverter in terms of adequate current regulator bandwidth and reduced switching losses are brought out. The proposed solution is validated through extensive MATLAB and CASPOC simulation.

I. INTRODUCTION

In the future, the Aircraft will tend to use electrical power rather than hydraulic, pneumatic or mechanical power. This will increase the demands on the electrical power systems, and it is an open question as to how far advanced power electronics will assist in their viable realization. The application areas most closely associated with this transition are Variable Speed Constant Frequency (VSCF) power conversion, Electro-hydraulic/mechanical Actuation (EHAEMA), and Fuel Pumps. At the core of each is a power electronics inverter, with key functional issues being: high frequency operation, reliability, fault tolerance, power waveform quality, elevated temperature operation, and EMI regulation compliance.

One of the absolutely fundamental questions in current research and development of suitable power electronic inverter are the choice of circuit topology. In particular, the circuit can be either “hard-switched” or "soft-switched", and there are innumerable variants of both types: hence, the variant best suited to the associated application is to be determined.

A 400 Hz Aircraft power generating system is introduced which has been designed to achieve significant improvements in power density and reliability. At the heart of the new variable speed constant-frequency (VSCF) configuration is a high-frequency resonant link inverter designed so that all inverter switching occurs under zero-voltage conditions. Advantages include minimization of switching losses and significant reductions in power devicewitching and electromagnetic interference (EMI) generation.

II. AIRCRAFT SYSTEMS

Objectives inherent in the design of Aircraft suitable systems are increases in reliability, power density, system flexibility, and maintainability combined with a reduction in the cost of ownership. These issues are perhaps clearer in the emergence of the power electronic conversion stage known as VSCF system. A generic VSCF system entails both a Generator and a solid-state Power Conditioning Unit (PCU). Generation and distribution of 400 Hz power has hitherto been recognized as the accepted aerospace standard for applications requiring power installation exceeding several tens of kVA. The reason for using 400 Hz (Standard practice dictates that it should be 8 times of the line frequency i.e., 50 Hz) is, if we increase the frequency, then it is obvious that flux would decrease, which is verified from the transformer equation $V = 4.44f\phi T$. From this equation one can easily understand that if we increase the frequency, the sizes of the load that are connected across the power supply are reduced. Generally in an aircraft, we find a large number of connected loads (motors, compressors, etc...). Use of high frequency power supply facilitates creating space and a lesser weight.

![Fig. 1. VSCF Generating System Block Diagram](image)

A common rule of thumb in airplane design says that removing one pound of weight can actually reduce the overall weight by at least five pounds because of all the extra structure and fuel that is no longer needed to carry that pound over the range of the plane. This reduction in weight means the plane needs less fuel to travel the same distance so that the aircraft is more economical to operate. Since saving weight is so important to reducing the costs of an airplane, the
use of smaller and lighter 400 Hz electrical generators is a significant advantage over 50 Hz electrical systems.

In the VSCF, the generator input is coupled directly to the raw, variable source speed of the engine drive-shaft; thus, resulting in a electrical output of variable frequency which is then fed into solid state PCU - containing both power electronics and the necessary control units. The PCU subsequently processes its variable frequency input power to generate a synthesized, 400 Hz constant frequency output.

Fig.1 shows the general topology of a DC-link type of VSCF system, in which wild frequency power is rectified and re-inverted to produce 400 Hz. Fig. 2 shows the Power circuit of the Resonant DC Link Inverter. The capacitor voltage is sampled through a Hall-effect Voltage transducer and this is given to the controller circuit. This signal is given to the current regulator circuit such that current regulator provides the required current. Current Initialization is carried as described in current initialization circuit for Zero Voltage Switching (ZVS) purpose [1-2].

III. TECHNOLOGICAL REVIEW

This section reviews the technological issues pertinent to the fundamental areas of inverter design.

A. Soft-Switching Inverter

Either the voltage across or the current through the power switching devices is clamped low or to zero during switching transient periods – refers to the use of resonant techniques. Resonant switching schemes of which there are many [3-6], are all capable, at least in principle, of reducing the switching losses significantly. The perceived key, generic benefits over the conventional hard-switching may be summarized as follows:

- Lower switching losses
- dv/dt reduction
- The need for snubbers disappears
- Device SOA is not a limiting factor
- Better spectral performance
- Improved device utilization
- Lower sensitivity to system and packaging parasitics.

B. Resonant DC Link Inverters

Resonant dc link inverters promise marked gains for adjustable speed drives, power supplies and active filtering applications. Among the various types of resonant links, the parallel resonant DC link is quite attractive for implementing zero voltage switching (ZVS) [7]. This is based on shunt resonance. This inverter is quite simple in the sense that it needs a minimum number of devices, it is easy to implement and requires simple control. Compared to a regular pulse width modulated (PWM) inverter this inverter requires an additional resonant inductor and a resonant capacitor. The resonant circuit is connected between dc source and the inverter so that the input voltage to the inverter oscillates between zero and to a value that is slightly greater than twice the dc bus voltage. An important consideration for successful operation of RDCLI is that there should not be any zero crossing failure, as link voltage (i.e., voltage across the capacitor C) must go to zero at the end of every resonant cycle for zero voltage switching.

![Resonant DC Link Inverter](image)

This is easily achieved if the resonant inductor L has infinite Q factor. In such a case the circuit will oscillate between zero and 2\(V_{dc}\) with a frequency of \(1/2\pi\sqrt{LC}\) Hz. However, in practice an inductor with infinite Q cannot be obtained. Even high quality inductors will have a Q factor around 150 to 200. Zero crossing of the resonant link DC voltage is mandatory in every resonant cycle for successful operation of the inverter. Failure of resonant link tends to occur because of the finite Q of the resonant circuit where the capacitor voltage tends to build up in successive resonant cycles. Therefore an appropriate initial current must be built up in the inverter which would then ensure a zero crossing of the voltage. This must be done in every resonant cycle. The built up of fixed initial inductor current is adopted to ensure zero crossing in every resonant cycle in [7]. However, the initial current is a function of the inverter input current, which depends upon the load current of the inverter. In a practical circuit, the load current would fluctuate and hence the load current seen by the resonant link can be bi-directional. Thus using a fixed initial inductor current concept would not ensure zero crossing in every resonant cycle unless this current is designed on the worst case basis. This approach however would aggravate the voltage overshoot problem. A
programmable initial current control technique for RDCLI was reported in [8-9]. This scheme is somewhat complex from the implementation viewpoint. A current prediction scheme is proposed in [10] for finding out the initial current. The functioning of the link depends on the detection of the zero crossing of the resonant capacitor. This scheme requires a sensitive detection of zero voltage crossing.

In this paper we present the control aspects of RDCLI for current initialization technique [1,2,11 and 12] which ensures reliable zero voltage switching and Control of current within the Inverter. The proposed method is based on state transition equation and is simple to implement.

The equivalent circuit of a RDCLI is shown in Fig. 3. This contains a resonant circuit generated by an inductor (L) and a capacitor (C) as shown in this figure. The inductor coil has a resistance (R) due to its finite Q-factor. The voltage (Vc) across the capacitor is called the dc link voltage. Using the resonant circuit properties, this voltage goes through zero periodically. The switch S0 shown in Fig. 3 represents the switch across the link. This switch is required to short the link when the voltage Vc is zero for the current iL to build up. The current i0 is the input current of the inverter, this act as the load current for the resonant link. It is assumed that the current i0 remains constant during a resonant oscillation period. Therefore this current is indicated by the current source I0.

The philosophy is to switch the device only when the voltage across it is zero. For a given set of resonant link parameters, a constant resonant oscillation period is selected. The state vector consists of link capacitor voltage (Vc) and inductor current (iL) in Fig. 3. The capacitor voltage must be zero at the start and at the end of every resonant oscillation period for successful ZVS. With this condition, the exact initial value of the inductor current (iL) is determined. In order to start a resonant cycle with this value of the initial current, the time duration for which the dc bus must be shorted can be calculated. Thus, the initial inductor current is generated by shorting the link and a resonant cycle commences with proper values of capacitor voltage (zero) and inductor current. This forces the link capacitor voltage to return to zero after a pre-specified resonant oscillation period.

The philosophy of using this soft-switched inverter is to obtain a high current regulator bandwidth as desired. This topology would offer adequate current regulator bandwidth for compensating higher order harmonics because of high frequency switching. Furthermore, this compensator can achieve high efficiency by reducing switching losses. Moreover, the transient response is fast and the control is simple.

The control of RDCLI is different from the conventional PWM inverter. The switching of the devices is carried out when the voltage across the link is zero to achieve ZVS. The current control in this inverter is done through zero-hysteresis bang-bang control. The basic difference from the PWM schemes is the existence of pre-specified permitted switching instants. No computations are necessary for specifying a pulse width. The only decision that needs to be made is which inverter state is to be selected. This decision can be made based on current error (feedback signal). The inverter state selection is done to achieve current regulation objectives.

IV. CURRENT INITIALIZATION SCHEME

The proposed current initialization scheme [1-2] is explained with the help of waveform of capacitor voltage Vc and link current iL as shown in Fig. 4. The resonant cycle starts at time t0 and ends at time t1. Similarly, the next resonant cycle starts at t2 and ends at t3. To ensure that no zero-crossing failure occurs at t3, the current through the inductor L must be built up to the required value. The choice of the interval (t2 - t1) depends on this requirement which, in turn, depends on the output current i0 and the input dc voltage Vdc of the inverter. The instant t2 is so chosen that the current at this instant is sufficient to bring the capacitor voltage zero again after a resonant cycle.

![Link voltage and link current waveform](image)

In this scheme the duration (t3 - t2) is fixed at ΔT μs. Here, the initial inductor current is generated by shorting S0 in Fig. 3, and a resonant cycle commences with proper values of capacitor voltage (zero) and inductor current. Thus the link capacitor voltage would return to zero after the pre-specified resonant oscillation period ΔT. Fig. 5 shows curve (e.g., t0 to t1) takes the fixed pre-specified time. The state-plane trajectory where the transition along the vertical axis (Vc = 0) takes a variable time (e.g., t0 to t1) depending on the load current. It is to be noted that the particular value of ΔT chosen depends on the parameters of the resonant circuit. Since a resonant cycle time is much smaller than the time constant of the load circuit, the load current is assumed to be a constant current equal to i0 over a particular resonant cycle, i.e., between ΔT = t2 - t1.

Referring to Fig. 3, let us define a state vector as

\[ x = \begin{bmatrix} V_c \\ i_L \end{bmatrix} \]

and an input vector as \[ u = \begin{bmatrix} I_0 \\ V_{dc} \end{bmatrix} \]. The state space equation of the circuit is then given by

\[ x = Ax + Bu \]  \hspace{1cm} (1)

Where the matrices A and B are given by
The solution of (1) at instant $t_3$ based on the initial condition at instant $t_2$ is given by

$$x(t_3) = e^{A}\tau x(t_0) + \int_0^{\Delta T} e^{A(t_3 - \tau)} Bu(\tau) d\tau$$  

(2)

It is to be noted that in the above equation $V_{dc}$ is constant and $I_0$ is assumed to be known and constant. Also noting that capacitor voltage must be equal to zero at instant $t_3$, defining a row vector $C$ as $C = [1 \ 0]$, we can write from (2)

$$0 = C[\phi x(t_2) + \theta u(t_2)]$$  

(3)

Where $\phi = e^{A}\tau$ and $\theta = \int_0^{\Delta T} e^{A(t_3 - \tau)} B d\tau$

Note that since $A$, $B$ and $\Delta T$ are known a priori, the matrices $\phi$ and $\theta$ can be numerically evaluated. The state plane trajectory under this boundary value problem is shown Fig. 5 where $V_c$ is assumed to be approximately zero when $S_0$ is closed. We can expand equation (3) as

$$0 = [\phi_{11} \ \phi_{12}] x(t_2) + [\theta_{11} \ \theta_{12}] u(t_2)$$

The above value of current at instant $t_2$ required to ensure zero crossing of the voltage at instant $t_3$. Once $i_R(t_2)$ is obtained the time for which the capacitor should be shorted. The computed value of current $i_R(t_2)$, obtained from equation (4), with the actual value link current $i_R$. The switch $S_0$ is opened when these two values are equal. This ensures that the link current is built up to the required level of initial current such that the link voltage goes to zero at instant $t_3$, i.e., at the end of next resonant cycle. With these values of inductor and capacitor the un-damped oscillation time is $31.12 \mu s$. Therefore, the resonant cycle time $\Delta T$ is chosen to be $27.12 \mu s$ taking into account the finite Q-factor of the coil.

Fig. 6 shows the block diagram of the aircraft power supply using Resonant DC Link Inverter (RDCLI). Here the oscillatory (LC) is connected across the DC supply whose values are $L=26.1 \mu H$ and $C= 0.94 \mu F$. It is assumed that the inductor is not pure and so we have included resistance into the circuit and the value to be taken is $R=0.03 \Omega$. All the values taken are based on actual values, which are supposed to be used in physical circuits. One Voltage sensor and two Current sensors have been used to calculate the instant voltage and current. The Load is connected with one inductor ($L=14 \mathrm{mH}$), one Resistor ($0.2 \Omega$) and a Back Emf of $32.6 \mathrm{V}$ and $400 \mathrm{Hz}$.

Fig. 6. Main Circuit

Fig. 7. Controller Circuit

The required initial current is computed in the Expression Block (Fig. 7). The computation time required is much smaller than the resonant cycle time $\Delta T$.

This signal is then available to the comparator for comparison with the actual link current. The link current is monitored continuously through a sensor IR, Fig. 6. When the link current becomes equal to the required initial current, the
The switching of the devices is synchronized to the zero crossings of the link voltage so as to obtain ZVS. The resonant dc link inverter and controller are configured to regulate its current so as to match the reference current. As mentioned earlier the mono-stable of Fig. 7 is triggered at the onset of a resonant cycle. This then goes zero after $\Delta T = 27.2 \mu s$ elapses. If this time elapses, the negative going edge of the mono-stable output is used to clock the J-K flip-flop. This force the output of the flip-flop to one and consequently the shorting switch $S_0$ is turned on.

Through the above scheme, the zero-voltage switching is obtained. It is to be noted that during the time when $S_0$ is on, the switching transitions of the switches $S_1 - S_4$ take place. To ensure that the switches $S_1 - S_4$ are turned on or off only during this prescribed interval, the gating of $S_1 - S_4$ are conditioned by the output $Q$ of the J-K flip-flop. Further note that the configuration of the switches $S_1 - S_4$ at a particular resonant cycle is dependent on the load connected to the output of the inverter.

The block diagram of the proposed circuit for current initialization scheme is presented in Fig. 8 for further clarity. A personal computer (PC) along with its associated high-speed analog-to-digital converter (ADC) and digital-to-analog converter (DAC) is used for the computation of the initial current from equation (4). In this equation $\theta_{11}$, $\theta_{21}$ and $\phi_{21}$ are constants that are dependent on the circuit parameters and the time $\Delta T$. These are pre-computed and stored. The load current ($I_{load}$) and the dc voltage $V_{dc}$ are measured through Hall-effect sensors (HE-1 and HV-1 respectively in Fig. 2) at the start of every resonant cycle (e.g. $t_2$ in Fig. 5) and are converted through ADC. These measured values along with the constants mentioned above are used for the computation of the initial current. This process is repeated for every resonant cycle. It is to be noted that the computation here is fairly simple and can also be achieved through a hardware configuration. However, the use of PC makes the control much more flexible than a hardwired circuit. Furthermore, due to the presence of the PC, the delays and tolerances of the actual circuit can also be taken into account. An accurate zero-voltage switching can be obtained in the experiment.

As soon as the required initial current is computed in the PC, it is converted into an Analog signal through a DAC. The computation time required is much smaller than the resonant cycle time $\Delta T$. This signal is then available to the comparator for comparison with the actual link current. The link current is monitored continuously through a Hall-effect current sensor (HE-1 shown in Fig. 2).

V. CURRENT REGULATOR CIRCUIT

The switching of the devices is synchronized to the zero crossings of the link voltage so as to obtain ZVS. The resonant dc link inverter and controller are configured to regulate its current so as to match the reference current. As mentioned earlier the mono-stable of Fig. 7 is triggered at the onset of a resonant cycle. This then goes zero after $\Delta T = 27.2 \mu s$ elapses. The negative going edge of the mono-stable output is used for clocking the J-K flip-flop. This force the output of the flip-flop to one and consequently the shorting switch $S_0$ is turned on.

The same output from the JK FF is connected with Blanking Block (SPL) so that synchronization is obtained. The other input to the blanking circuit is from the comparator (2). The comparator (2) compares the actual inverter current (load current ($I_{load}$)) with the reference current. Based on the output of the comparator, a switching decision has to be taken. The Blankling block (SPL) (Fig. 7), is used to allow only a change of gate signal when there is also a zero voltage switching. Here the DELAY block together with the AND block provides a delay time for the G1 Gate, the DELAY block with the OR block provides a delay for G2. This is simple blanking time in order to prevent short through. There are different AND and OR in order to have a delay for falling and a delay for rising.

Since there is no notion of hysteresis band in this case, we will call this as zero-hysteresis bang-bang current control. Fig. 9 shows the waveform of load current that is operating at 400 Hz. It is clear that waveform is nearly sinusoidal and FFT (Fig. 10) confirms that THD is 2.2 % which satisfies IEEE specifications.

VI. CONCLUSION

A current initialization scheme based on state transition equation for resonant dc link inverter is used and a novel circuit approach is adopted for implementation in this paper. This initialization scheme is based on boundary value problem. It is shown that this current can be predicted very accurately which in turn ensures the zero-crossing of the link voltage at a prescribed time instant. The proposed power supply using RDCLI is subjected for supporting a 400 Hz load and the performance is found to be excellent in terms of quality and THD. The waveform is nearly sinusoidal and THD is about 2.2 %. The proposed scheme is validated through extensive simulation studies.
Parameters: $L = 26\, \mu H$, $C = 0.94\, \mu F$, $V_{dc} = 400V$

Load: $R=0.2\, \text{Ohms}$, $L=15\, \text{mH}$, $\text{Voltage} = 325\sin(2512t)$

Fig. 10. FFT of the Load Current

References


