Analysis of Non-isolated Soft Switching DC-DC Buck Converter

Swapnajit Pattnaik, Research Scholar
Electrical Engineering
N.I.T. Rourkela
Rourkela, India
swapnajit.pattnaik@gmail.com

Kamal Kanta Mahapatra, Professor
Electronics and Communication Engineering
N.I.T. Rourkela
Rourkela, India
kkmaha2@rediffmail.com

Anup Kumar Panda, Professor
Electrical Engineering
N.I.T. Rourkela
Rourkela, India
anuppanda64@gmail.com

Abstract - A novel zero-voltage switching (ZVS) step-down converter with a tapped inductor is proposed in this paper. Tapped inductor provides better power density as compared to isolation buck converter. With a simple structure, the tapped-inductor buck converter shows promise for extending the duty cycle. This converter is cost effective and attractive for high performance. Furthermore, with the replacement of transformer by tapped inductor, its efficiency may be maximized for low power application and power quality is improved as low harmonics at input as well as output. The peak current of the main switch is reduced by tapped inductor operation, thus the conduction loss and switching loss levels of the main switch are lowered. Consequently, this tapped inductor scheme alleviates the severe power stress and enhances device utilization. This soft-switching buck converter is suitable for extremely low step-down ratio applications. The principle of the proposed scheme, analysis of the operation, and design guidelines are included. Finally, the experimental result of the 10W prototype DC/DC converter is given for hardware verification.

Keywords: ZVS, Tapped inductor, DC/DC, power quality.

I. INTRODUCTION

The latest microprocessors to emerge from Intel, Motorola, and others are forcing fundamental changes in the power supplies for desktop and portable computers. Not only does the µPs demand lower and more precise supply voltages, but their main clocks also exhibit start/stop operation that causes ultra-fast load transients. As a result, the relatively simple 5V/12V supply has been transformed into a system with five or more outputs featuring unprecedented accuracy and 50A/µs load-current slew rates. This extreme conversion ratio causes the duty cycle to also be extremely high or low. In buck converter case, the operation with small duty cycle influences the performance of both steady state and transient state. This small duty cycle degrades the power efficiency and the transient dynamics with the effect of the minimum pulse width of MOSFET gate drivers. In order to remove these problems, the increase of duty cycle is introduced by employment of a transformer. The utilization of the transformer has some benefits such that the duty cycle of the converter can be adjusted to a desirable value in order to prevent the extreme duty cycle at the high step-up or low step-down ratios through the proper selection of the winding ratio. This extra degree of freedom enables the switches to avoid high-peak current, and contributes to a reduction of the switching loss and conduction loss of the converters. However, the isolation type converters keep a low efficiency level due to the transformer loss itself and the bulky size with an increasing number of extra components to reset the transformer. To obtain both the extreme voltage conversion and high efficiency, the application of a tapped inductor (TI) has been considered as one of the effective alternatives in previous researches [1]–[3] since the tapped inductor operates as an autotransformer without the need of a reset circuit. Furthermore, an autotransformer employment utilizes less copper than an isolation-type transformer. However, there are still some difficulties in applying the TI to converters because the ringing between the leakage inductance of the inductor and the parasitic capacitances in switches leads to higher voltage stress across switching devices and more EMI. These problems prevent the tapped inductor employment from being the optimal solution for extreme conversion ratio applications.

Figure 1. The proposed converter
In order to remove these problems, it is necessary to apply the soft-switching technique to TI applications [4]-[6].

In this paper, a new zero-voltage switching (ZVS) buck converter with the tapped inductor is proposed. The proposed converter improves the performance. The clamp capacitor and the tapped inductor do soft switching operation, so the stresses across the switch are reduced to increase the efficiency at the low power output. The improvement includes another soft switching technique by two capacitors C1 and C2 which gives another design freedom for the selection of the turn-ratios and enables the optimal design of the TI so that both the switching loss and the conduction loss may be minimized. This soft-switching converter is suitable for applications with wide input ranges leading to extremely low step-down ratios. The principle of operation and the design process will provide elaborately in the following sections of the paper. The results of the 10-W prototype dc-dc converter will be given for hardware verification.

The paper is divided into sections. In Section II, features of topology are presented. Section III presents detail analysis of operation principles and section V describes design process. In Section V simulation results and experimental results are compared and verified with theoretical concepts. At the last section list of references are given.

II. TOPOLOGY ADOPTED

The new soft switching proposed topology is shown in the fig.1. This topology is basically designed to improve its efficiency with reduced switching and conduction losses. Tapped inductor is used instead transformer, for energy transferring from higher side to lower side. Two MOSFET switches are used to make switching operation faster comparison to IGBT switches. Dead time is controlled by blocking capacitor Cb, to avoid voltage and current stress on switches which is occurred due to resonance between capacitors Cb, C1 and C2 and the inductance of tapped inductor. The sudden flow of current during transition periods is controlled by using an inductor in series with the supply.

On the secondary side rectifier circuit is used to maintain the output current in unidirectional. Two diode simultaneously cannot conduct. The performance of the propose converter is compared with the conventional converter and with previously proposed converter.

III. CONVERTER FEATURES
1. Ripple free input current and output currents yielding better power quality.
2. Suitable for wide load range.
3. Switches are turned on under ZVS due to clamping capacitors and turned off under ZCS due to tapped inductor, which results optimum power utilizations.
4. Economically effective.
5. Improved power density.
6. High efficiency at low power of 10 W.
7. Switching frequency is 1 MHz
8. Peak current is controlled by tapped inductor, so switching and conduction losses are minimized

IV. OPERATION PRINCIPLES

The following assumptions are made to simplify the circuit operations
- capacitance of the blocking capacitor is taken more as compared to other two capacitors used in this circuit;
- capacitances of other two capacitors are taken as same value;
- to make input current ripple free, inductance of tapped inductor LTi is designed properly;
- current flowing through transformer is continuous;

The proposed converter scheme is shown in Fig.1. The circuit scheme includes two MOSFET switches Q1 and Q2. Two clamp capacitors C1 and C2. The tapped inductor Ti denotes the combination of the the fixed and variable inductance. The proposed dc-dc converter designed through AC link as energy...
transfer devices. In steady-state, the proposed converter has five operation states during one switching cycle. The key waveforms and the equivalent circuits of each operation state are shown in Fig.2 and Fig.3, respectively.

**Mode 1** (t₀-t₁) : At t = t₀, MOSFET Q1 is turned on by providing proper gate pulse. Now current starts to flow through the trapped inductor. The diode D₂ is forward biased, while voltage drop across tapped inductor will turn off diode D₁. Resonant condition occurs by the inductance L₁ and equivalent capacitance of C₅ and C₁. But the resonant period is less, so high peak current and voltage stresses can not appear across the switch Q₂.

The switch is turned on under ZVS due to capacitor C₁, and turned off under ZCS due to tapped inductor inductance L₁. This mode ends when capacitor C₁ completely charges to its peak value. At this moment input current completely flow through capacitor C₁, providing current through the switch equal to zero. So at this moment switch Q₂ can be turned off under ZCS. At end of this mode, Cb charged up to Cb₁ opposite to that of its initial value.

**Mode 2** (t₁-t₂) : At t = t₁, stored energy of inductor is forced the body diode of switch Q₂ and rectifier diode D₁ starts to conduct. The tapped inductor discharged its stored energy through C₂-Dq₂-Cb and some part of energy transferred to load. Resonance occur between inductance L₁ and capacitors C₂ and Cb. However, the resonant period is not more than the dead time. Dead time is controlled by capacitor Cb. The mode ends at t₂, when current through Cb becomes zero i.e. this blocking capacitor is charged up to its maximum value.

**Mode 3** (t₂-t₃) : This mode starts with switch Q₂ turned-on under ZVS. This mode will come to end when the part of tapped inductor connected to load, has completely discharge its energy to load. At end of this mode, Cb charged up to Cb₂ opposite to that of its initial value.

**Mode 4** (t₃-t₄) : So at t = t₃, the rectifier diode D₁ will be off and from the other part of the tapped inductor energy will transfer to load through D₂. The tapped inductor forced the diode D₂ conduct under ZVS and the diode D₁ stops conducting any more, which ensure the continuous flow of current at the output. At the end of the mode the body diode of the switch Q₂ is turned on due to the energy transferring property of inductor in the same direction in which it get charged.

![Figure 3. Modes of Operations.](image-url)
Mode 5 (t4-t5) : Then the rectified diode D2 will start to conduct. The body diode of the switch Q1 is turned on due to the energy transferring property of inductor in the same direction in which it get charged.

V. LOSS ANALYSIS

The majority of the power lost in power conversion is due to losses in the Power MOSFET switches. The loss profiles for the high side and low side Power MOSFET are quite different. The main parameters that impact on the high side losses are given by Ciss and QG. Instead the main parameter that impacts on the low-side switch is give by the RDS(ON). These low output voltage converters have low duty cycles, concentrating the majority of the conduction loss in the low-side MOSFET.

The power loss in any MOSFET is the combination of the switching losses and the MOSFET’s conduction losses.

\[ P_{MOSFET} = P_{SW} + P_{COND} \]

S1 bears the brunt of the switching losses, since it swings the full input voltage with full current through it. In low duty cycle converters (for example: 12V1 to 3.3V0) switching losses tend to dominate.

Calculating high-side conduction loss is straightforward as the conduction losses are just the \( I^2R \) losses in the MOSFET times the MOSFET’s duty cycle:

\[ P_{COND} = \frac{V_o}{V_i} \frac{I_o}{2} \cdot R_{DS(ON)} \]

\( P_{COND} = 0.15 \) watt.

where \( R_{DS(ON)} \) is at the maximum operating MOSFET junction temperature.

During \( t_{o0} \) and \( t_{o1} \), the MOSFET is just fully enhancing the channel to obtain its rated \( R_{DS(ON)} \) at a rated \( V_{GS} \). The losses during this time are very small compared to \( t_{0} \) and \( t_{1} \), when the MOSFET is simultaneously sustaining voltage and conducting current, so we can safely ignore them in the analysis. The switching loss for any given edge is just the power that occurs in each switching interval, multiplied by the duty cycle of the switching interval:

\[ P_{SW} = \left( \frac{V_i \cdot I_o}{2} \right) \left( t_{o0} + t_{o1} \right) \left( f_s \right) \]

Now, all we need to determine are \( t_{o0} \) and \( t_{o1} \). Each period is determined by how long it takes the gate driver to deliver all of the charge required to move through that time period:

\[ t_s = \frac{Q_{GS}}{I_{Driver}} \]

Most of the switching interval is spent in \( t_3 \), which occurs at a voltage we refer to as “VSP”, or the “switching point” voltage. While this is not specifically specified in most MOSFET datasheets, it can be read from the Gate Charge graph, or approximated using the following equation:

\[ V_{SP} = V_{Th} + \frac{I_o}{G_M} \]

where \( G_M \) is the MOSFET’s transconductance, and \( V_{Th} \) is its typical gate threshold voltage. With \( V_{SP} \) known, the gate current can be determined by Ohm’s law:
we will include the analysis. Conduction losses for \( S_2 \) are given by:
\[
P_{\text{COND}} = (1 - D) \times I_o \times R_{DS(ON)}
\]
\( P_{\text{COND}} = 0.56 \text{ watt.} \)
Where \( D \) is the duty cycle for the converter.
Low-side switching losses for each edge can be calculated in a similar fashion to high-side switching losses:
\[
P_{SW(LS)} = \left( t_{00'} \cdot V_F + t_{\text{QRR}} \cdot V_F + I_o \cdot 1.1 \cdot R_{DS(ON)} \right) f_{SW}
\]
\( P_{SW} = 0.01 \text{ watt.} \)
but instead of \( V_i \) we use \( V_F \), the schottky diode drop (approximated as 0.6V) in the equation. Also, there is almost no Miller effect for the low-side MOSFET, since \( V_{DS} \) is increasing (becoming less negative) as we turn the device on, the gate driver does not have to supply charge to \( C_{GD} \).

V. SIMULATION AND EXPERIMENTAL RESULTS
To demonstrate the validity and performance of the proposed converter, it was tested experimentally and was simulated. The 10 W 12V / 3.3V converter is chosen for the investigations. The proposed converter parameters are \( R_o = 0.8 \Omega \), \( L_1 = 10 \mu \text{H} \), \( C_1 = C_2 = C_b = 3 \mu \text{F} \), \( L_T = 3 \mu \text{H} \), switching frequency = 1MHz.

The simulated converter delivers a load of 10W with efficiency of 95.2 %. The simulated waveforms shown in the fig. 4(a) and 4(b), are obtained by using PSIM 6.0. From the simulated waveform, it can be seen that both switches are turned on and turned off ZVS and ZCS. The experimental oscillograms are shown in fig. 5(a) and 5(b). Efficiency vs output power is shown in the figure in ZVS and without ZVS.
VI. CONCLUSIONS

The proposed converter designed has several features and advantages: high efficiency, high power density, least size due to smaller components used, cheaper and faster switching frequency of 1 MHz.

REFERENCES


