## Study of Leakage Current and Interface of ZrO<sub>2</sub> gate oxide on Silicon

Diana Pradhan<sup>a\*</sup>, Farida A. Ali<sup>b</sup>, Nilakantha Tripathy<sup>a</sup>, Kailash Das<sup>a</sup>, Jyoti P. Kar<sup>a</sup>, Gouranga Bose<sup>c</sup> <sup>a</sup>Department of Physics and Astronomy, National Institute of Technology, Rourkela-769008, Odisha,

India

<sup>b</sup>Institue of Technical Education and Research, Siksha 'O' Anusandhan University, Bhubaneswar-751030, Odisha, India

> <sup>c</sup>Department of ECE, IFHE, ICFAI, Hyderabad, Telengana-501203,India \* <u>dianapradhan17@gmail.com</u>, phone: 7855848813

## Abstract

Now-a-days scaling of gate oxide thickness has led to a large enhancement in the leakage current, so high-k gate dielectrics has been focused to overcome the physical roadblock of SiO<sub>2</sub> thickness. A Zirconium oxide  $(ZrO_2)$  thin film was prepared using sol-gel method and deposited on n-Si substrate using spin coating method followed by annealing at 500 °C and 700 °C for 1 hour respectively. In order to provide electrical contacts to the metal oxide semiconductor (MOS) capacitor, aluminium was deposited on both sides of the sample. The structural characteristics of the MOS capacitor were studied from X-Ray Diffraction pattern. The leakage current density was found to be  $10^{-4}$  A/cm<sup>2</sup> at -0.5V with ZrO<sub>2</sub> annealed at 700 °C. Moreover, the capacitance voltage (C-V) measurements were taken in order to study the interface properties. The calculated interface trap density (D<sub>ii</sub>) is found to be  $13.6 \times 10^{11}$  cm<sup>-2</sup>eV<sup>-1</sup> for ZrO<sub>2</sub>/Si interface at 700 °C.

In semiconductor industry, the continued device scaling required to follow the International Technology Roadmap of Semiconductors (ITRS). One of the way to achieve it, by the continuous reduction of gate oxide (SiO<sub>2</sub>) thickness which leads to exponential rise in leakage current through the gate oxide. According to ITRS, SiO<sub>2</sub> needs to be replaced with high-K dielectrics for the 65nm technology, so that the equivalent oxide thickness can go as low as 2nm [1]. The reported leakage current increases by 8 orders of magnitude for a thickness change by factor of 2 at a given gate bias [2]. Among many possible high-K gate dielectrics, Zirconium based oxides are the promising candidates due to its good thermal stability [3], large band-offset with Si-substrate [4], high dielectric constant and band gap [5]. However, ZrO<sub>2</sub> forms defects at the interface of oxide and Sisubstrate during the high temperature post deposition annealing processes that results in the formation of interface charges.

Numerous methods like sputtering, atomic layer chemical vapor deposition have been used to deposit  $ZrO_2$  films [6]. Among these, spin coating has been preferred presently, as it is fast, easy and cost effective method. Furthermore, the deposited thin film is homogeneous films. Moreover, sol-gel method is simple, size tailoring and feasible method of preparing thin films [7].

In this work, the effect of post deposition thermal treatment on the structural and electrical properties of  $ZrO_2$  gate dielectric thin films deposited on n-type silicon (Si) substrate have been studied.

Zirconium oxychloride (ZrOCl<sub>2</sub>.8H<sub>2</sub>0) was used as the precursor for the synthesis of ZrO<sub>2</sub> thin films. 0.1M ZrOCl<sub>2</sub>.8H<sub>2</sub>0 was dissolved in 50ml ethanol with vigorous stirring. The solution was spin coated at 4000 rpm for 30 sec on a cleaned n-type Si (100) substrate ( $\rho$ =1-20  $\Omega$  cm). Then samples were heated at 70 °C for 5 minutes to evaporate the solvent. Multiple coatings were deposited in order to achieve an optimised thickness. An aluminum film was deposited on both side of silicon by thermal evaporation process to realise a MOS structure. The current-voltage (I-V) and capacitance-voltage (C-V) measurements were performed using Keithley 6487 picoammeter/ voltage source and Agilent E4980A precision LCR meter respectively.



Figure 1 depicts the XRD pattern of  $ZrO_2$  thin film deposited on Si. The unannealed thin film shows a broad amorphous peak around  $24^{\circ}$ 

indicating the monoclinic structure. However the annealed samples show distinct crystalline peaks of  $ZrO_2$  monoclinic and cubic phases. These phases are difficult to distinguish only by examining the XRD patterns as the annealed samples have similar lattice parameter and peak broadening. The high intense crystalline peaks (111) at 30.53° and (220) at 50.66° corresponds to the cubic phase of  $ZrO_2$ .



The leakage current behaviour due to the post annealing temperature is demonstrated by I-V measurements. The I-V characteristics of  $ZrO_2$  thin films at different annealing temperatures are shown in figure 2. The leakage current density of  $ZrO_2$  at - 0.5 V is 2.2 x 10<sup>-4</sup> A/cm<sup>2</sup> for 700 °C annealing, 2.1 x 10<sup>-3</sup> A/cm<sup>2</sup> for 500 °C annealing. It is observed that the leakage current through the gate dielectric decreases by an order with the increase in the post deposition anneal temperature as the electrons get energized thermally and fill up the interface oxide traps thereby leading to the reduction in the flow of leakage current.



The oxide-semiconductor interface properties were extracted from the C-V and conductance-voltage (G-V) measurements. With the increase in anneal temperature there is an

increase in negative flat-band voltage shift as shown in figure 3. The large negative shift indicates the presence of fixed positive oxide charges. Moreover, there are fewer oxygen atoms, those might have accepted electrons from Zr atoms [8]. Moreover, the charge transfer from oxygen to gate electrode is easy with high work function metal, leads to the presence of dipole layer near the gate-oxide interface which results in the flat-band voltage shift [9]. The fixed oxide charges calculated increases from 5.13 x 10<sup>12</sup> cm<sup>-2</sup> to 5.8 x  $10^{12}$  cm<sup>-2</sup> with the increase in anneal temperature from 500 °C to 700 °C. The increase in the slope of the depletion region indicates the increase in the interface trap density (D<sub>it</sub>) with the annealing temperature. The value of D<sub>it</sub> was calculated from C-V and G-V measurements taken at 1MHz. D<sub>it</sub> increases from 1.2 x  $10^{11}$  cm<sup>-2</sup>eV<sup>-1</sup> for unannealed sample to 13.6 x  $10^{11}$  cm<sup>-2</sup>eV<sup>-1</sup> for 700 °C annealing, which is close to that of state of art highk materials [10].

The XRD pattern of annealed  $ZrO_2$  thin film show distinct crystalline peaks of  $ZrO_2$ monoclinic and cubic phases. The reduction of leakge current from 2.1 x  $10^{-3}$  A/cm<sup>2</sup> to 2.2 x  $10^{-4}$ A/cm<sup>2</sup> with the increase in annealing temperature from 500 °C to 700 °C is observed. Moreover, the fixed oxide charges calculated increases from 5.13 x  $10^{12}$  cm<sup>-2</sup> to 5.8 x  $10^{12}$  cm<sup>-2</sup> with the increase in anneal temperature from 500 °C to 700 °C. D<sub>it</sub> increases from 1.2 x  $10^{11}$  cm<sup>-2</sup>eV<sup>-1</sup> for unannealed sample to 13.6 x  $10^{11}$  cm<sup>-2</sup>eV<sup>-1</sup> for 700 °C annealing, thereby indicating a good interface of ZrO<sub>2</sub> and Silicon.

## References

- The International Technology Roadmap for Semiconductors, <u>http://public.itrs.net/</u> (2013).
- S-H Lo, D. Buchanan, Y. Taur and W. Wang, IEEE Electron Device Lett. vol18, (1997) 209.
- 3. R. Puthenkovilakam and J. P. Chang, *Applied Physics Letters*, 84, 8, (2004) 1353-1355.
- 4. J. Robertson, *Journal of Vacuum Science Technology*, 18, (2000)1785.
- S. Chatterjee, S. K. Samanta, H. D. Banerjee and C. K. Maiti, *Thin Solid Films*, 422, 1-2, (2002) 33-38.
- N. Sahu, B. Parija and S. Panigrahi, *Indian J.Phys.* 83, 4, (2009) 493-502.
- S. Harasek, A. Lugstein, H. D. Wanzenboeck and E. Bertagnolli, *Applied Physics Letters*, 83, 7, (2003) 1400.
- Deok-Yong Cho, S.-J. Oh, *Appl. Phys. Lett* ,88, (2006) 193502–193504.
- 9. Kenji Shiraishi, Keisaku Yamada, *Jpn. J. Appl. Phys*, 43, (2004) L1413–L1415.
- 10. V. Narayanan, K. Maitra, B.P. Linder, *IEEE T. Electron Dev*, 27,(2006) 591–594.