Hardware Trojans: A State of the Art

Sudeendra kumar K and K.K. Mahapatra
Electronics & Communication Engineering Department, National Institute of Technology, Rourkela
kumar.sudeendra@gmail.com, kkm@nitrkl.ac.in.

Abstract: Time to market demand has forced integrated circuit design, manufacturing and testing to be done at different places across globe. This approach has led to numerous security concerns like overbuilding of chips from foundries, IP protection, counterfeiting and hardware Trojans. In this work, we focus on hardware Trojans in chips. In the process of finding the answer to above mentioned security issues, we present literature survey, interim results and a holistic view on possible future work. We also present the case study of hardware Trojans.

Index Terms— Hardware Trojans (HTs), AES, Benchmark.

I. INTRODUCTION

Currently electronics is used in every span of life from entertainment to military applications. We have entered an era where most systems are built through integrated circuits in order to reduce size of the system. The safe and effective operations from bank transactions to space missions will depend on security and reliability of electronic chips used in those systems. The globalization of electronic chip industry has led to the sourcing of components from untrusted sources that poses a security threat to the systems where cryptographic circuits are used and also in defense electronic systems. To mitigate this problem, exhaustive research in hardware security is conducted in recently. The well-known threats can be categorized as follows:

- Counterfeit electronic components: The major sources of counterfeit parts are: -Extraction of electronic parts from obsolete PCB’s and selling recycled parts as new components, unauthorized production of chips from foundries without the permission of IP owner or design house and failed parts or out of spec components coming out from the test centers into open market [1].
- Hardware Trojans (HT): A malicious circuit inclusions into the design from an adversary with an intention to damage the functionality of the chip at a much later date or leaking confidential information like keys used in cryptography. The hardware Trojans are designed in such a way that they are triggered only after the occurrence of rare event in the design or by a very rare inputs. So it is challenge to find hardware Trojans either in pre-silicon or post silicon design verification and testing. [1][2] [6].
- Side Channel Attacks (SCA): SCA is a well-known attack on cryptographic circuits to leak the key used in encryption of the secret data. The adversary can use power side channel, timing side channel to get the key. The recent literature reports attacks based on EM waves and LASERs. Another well-known SCA is based on test structures (Design for Testability circuits) inside the chip [4] [5].
- Intellectual Property (IP) Protection: The original equipment manufacturers (OEM) will get support from both hardware and software vendors. The IP used in products and solutions from these vendors should be protected. The suitable measures along the supply chain to protect IP of different vendors, OEMs and individuals are necessary [1] [3].

II. MOTIVATION

From Nov-2007 through May 2010, U.S.Customs officials said they seized 5.6 million counterfeit chips. Two men indicted in Oct-2010 admitted importing 13,000 fake chips altered to resemble those from legitimate companies, including Intel, Atmel, Altera and National semiconductor, intended to be supplied to Department of Defence [2]. The above mentioned media reports confirms the serious threats in the field of hardware security. The defence sector is really paranoid about counterfeit parts and hardware Trojans. The electronic gadgets used in high value businesses, critical care medical equipment like pacemaker are vulnerable to SCA and HT [6]. There is urgent need to study, understand and take necessary steps to find the solutions to the hardware security problems. We have chosen the problem hardware Trojans in this investigation.

III. HARDWARE TROJANS

We have developed a novel methodology within ASIC design flow for Trojan detection using standard tools within the framework. The proposed methodology is shown in fig.1 and fig.2.
The fig.1 shows the flowchart to detect the Trojans at RTL level. The standard verification procedures like code coverage, assertions and functional coverage can be used to recognize the suspicious signals inside the design. After removing the suspicious signals and circuits, if the design is completely functional, then we may conclude the removed redundant circuit as HT [6][7].

The fig.2 shows the flowchart to detect the Trojans during Design for Testability (DFT) and Automatic Test Pattern Generation (ATPG). In few cases, adversary designs HT as asynchronously to hide the HT’s from verification procedures which clock driven. DFT insertion tools will raise violations for asynchronous blocks, which makes them suspicious. The stuck at fault (SAF) and path delay fault (PDF) patterns can trigger hardware Trojans and can be observed during ATPG simulations [7][10].

AES Case Study: Hardware Trojan detection techniques are generally validated against standard benchmark circuits. Trust-Hub provides benchmark circuits for variety of applications ranging from cryptographic circuits like AES, RSA and processors. The highly vulnerable designs for HTs are cryptographic cores and processors. In cryptographic cores, AES is most vulnerable and Trust-Hub provides 21 AES benchmarks. The proposed verification scheme and DFT insertion is verified on 21 AES benchmarks. Out of 21 benchmarks, 19 benchmarks will get detected in the proposed methodology. AES benchmarks and their weakness of detected benchmarks are presented in Table 1. Except AES-T100 and AES-T200, other benchmarks are weak and Trojans are detected in straight forward verification techniques and DFT insertion procedures [8][9][10].

Based on the experience and weakness we have designed a novel HT benchmark is also proposed. The fig.3 shows weakness of existing HT benchmark. The HT block does not have output port, which is major weakness. In a modified novel HT benchmark is shown in fig.4 which overcomes the earlier weakness. In a novel HT benchmark, the shift register intermediate signals are taken out as 128-bit signal, fed into multiplexer input and select line of mux is also 128 bit width.

In the select line of multiplexer, all 128 bits should become zero to push the output of shift register as encrypted output. By the AES structure and operation, the probability of 128-bits getting zero value is very less in the shift register. So the result of AES block will get connected to output.
Table 1: AES Benchmarks and their weaknesses

<table>
<thead>
<tr>
<th>AES Benchmark (from Trust-Hub)</th>
<th>Type</th>
<th>Weakness</th>
</tr>
</thead>
<tbody>
<tr>
<td>AES-T500, AES-T1800 and AES-T1900</td>
<td>Denial of Service (DoS)</td>
<td>Module without a output</td>
</tr>
<tr>
<td>AES-T600, AES-T2000 and AES-T2100</td>
<td>Leakage current based Trojans</td>
<td>Module without a output</td>
</tr>
<tr>
<td>AES-T400, AES-T1600 and AES-T1700</td>
<td>RF Signal based Trojans</td>
<td>Extra unused pin</td>
</tr>
<tr>
<td>AES-T700, AES-T800, AES-T1900, AES-T1000, and AES-T1200</td>
<td>CDMA based power side-channel based Trojans</td>
<td>Asynchronous block (causes DFT Insertion violations)</td>
</tr>
<tr>
<td>AES-T1300, AES-T1400 AES-T1500</td>
<td>Dynamic power side-channel Trojans</td>
<td>Module without a output</td>
</tr>
<tr>
<td>AES-T100, AES-T200 and AES-T300</td>
<td>Always on Trojans</td>
<td>AES-T300 will get detected and others will go undetected</td>
</tr>
</tbody>
</table>

Processor Case Study: Trust-Hub also provides HT benchmark circuits for processors. Few Processor HT benchmarks will get detected in verification and DFT methodologies (fig.1 and fig.2) and few will escape. It is evident from literature survey and also from our interim results that, SCA based HT detection is not much useful in detecting Trojans, because rarely we find data leakage Trojans in processors. Pre-silicon verification techniques are basically intended to check for functionality and it is new for verification teams to check for unintended or malicious behavior. Table 2 shows the interim results of this case study [8] [9][12]. Based on the experiences of Trojan behavior and weakness of processors, secure properties, assertions can be developed to increase security assurance levels.
Table 2: Processor Trojan Benchmarks and their detection under our framework

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Malicious activity</th>
<th>Detection under proposed scheme</th>
<th>Model checking</th>
</tr>
</thead>
<tbody>
<tr>
<td>MC8051-T200</td>
<td>The Trojan activates the internal timers of 8051 in the idle mode.</td>
<td>Detected (functional coverage)</td>
<td>NA</td>
</tr>
<tr>
<td>MC8051-T400</td>
<td>The Trojan is triggered when a specific sequence of commands is executed. The Trojan disables handling interrupt after activation.</td>
<td>Detected</td>
<td>NA</td>
</tr>
<tr>
<td>MC8051-T500</td>
<td>The Trojan replaces some data such that only an attacker can analyse the output. The Trojan triggers a specific command, and the Trojan payload replaces specific data after Trojan activation.</td>
<td>Undetected (both in functional and code coverage)</td>
<td>Detected</td>
</tr>
<tr>
<td>MC8051-T600</td>
<td>The Trojan disables any jump in algorithms running by the microcontroller. The Trojan gets activated when an interrupt is detected on the pin INTO. The Trojan payload modifies the program counter to disable jumps.</td>
<td>Detected (functional coverage)</td>
<td>NA</td>
</tr>
</tbody>
</table>

NA: Not Applicable (HT detected in functional coverage)

Table 2: Processor Trojan Benchmarks and their detection under our framework

IV. CONCLUSION

✓ A novel verification framework to suspect Hardware Trojans in IP cores, mainly in processors and cryptographic circuits.

✓ A Novel HT Benchmark for validation of Trojan detection techniques.
REFERENCES

[8] https://www.trust-hub.org/resources