Realization of Reconfigurable FLC on ADSP-BF537 Processor

P. Maji†, S. K. Patra†, K. K. Mahapatra†, J. Govindarajan§ and J. J. Patel§
†Dept. of Electronics and Communication Engineering
National Institute of Technology, Rourkela
Rourkela, Odisha, India
§Board of Research in Fusion Science and Technology
Institute of Plasma Research, Ghandhinagar
Gujarat, India.

Email: {pallab, skpatra, kkm}@nitrkl.ac.in, {govindarajan, jjp}@ipr.res.in

Abstract—Fuzzy Logic Controllers (FLC) provides excellent control to non-linear systems owing to its ability to represent linguistic and heuristic knowledge in mathematical formulation. However, this delineation comes at an expense of large no. of computations. This paper discusses Fired Rules Hyper Cube (FRHC) based rule reduction technique and implements it on Analog Devices ADSP-BF537 processor. Performance of the designed system is compared and analysed with Fuzzy Logic Toolbox of Matlab which expended as benchmark for testing using a simple control of DC motor.

Keywords-ADSP-BF537, Fired Rules Hyper Cube, Matlab/Simulink Real-Time Workshop, Visual DSP++.

I. INTRODUCTION

Fuzzy logic inference systems provide a platform for programming qualitative and/or linguistic nature of control and decision making which are based on uncertainty and dubiety. However programming rules in a FLC is exponentially proportional to no. of inputs and membership functions of each input. If an FLC has N no. of inputs and each input has x no. of membership functions, then total no. of rules for that systems will be $x^N$. Hereby most important issue that needs to be addressed before designing any real-time FLC system is to avoid the standard rule base search that involves loops in the algorithm. FRHC was introduced by I. G. Kalaykov [1] provides an easy method for rule base reduction which reduces computations drastically.

In literature application specific [2, 3, 4] and FPGA based FLCs are dominant [5]. However the proposed design deals with file handling which is easier to implement in a DSP to implement configurability on run-time; such a system in FPGA is very complex and developing a synthesizable code for such complex algorithms is arduous. Designing of FLCs in DSP hereby provides characteristics of tuning and configurability in real-time.

Fig. 1 shows the block diagram of proposed system and the incorporation of text files as source of information for the system. Rulebase.txt provides knowledge base and Setup.txt provides the details of the fuzzy input and output membership functions. Data from these text files are transmitted serially to the ADSP-BF537 hardware platform and stored in memory. Run-time configurability is achieved by polling based interrupt service routine (ISR). Text files are open source requiring no third-party libraries to access them. Thus text format data were chosen in this implementation to keep complexity of the algorithm to minimum.

This paper is organized as next section deals with basics of Fuzzy Logic systems and Analog Devices ADSP-BF537 EZ-Lite kit which has been used as the hardware platform. Section III describes FRHC and section IV limns design specification, architecture and implementation. Section V discusses the performance analysis and the paper is concluded in section VI.

![Fig. 1 Block diagram of proposed system](image-url)
II. BACKGROUND MATERIAL

A. Fuzzy Logic Controller:

Fuzzy Logic Controller (FLC) does not associate with the mathematical model of any system, be it linear or non-linear. This feature is widely used for plants for which the mathematical modelling is catchy. It also provides the platform for programming linguistic knowledge in digital domain. These characteristic make FLC a very good controller for non-linear systems. FLCs are governed by a set of “if-then” rules, often termed as Rule Base, which governs the inference engine to bring forth fuzzy output in response to one or a set of inputs. The inputs are in generally real world analog signals called as Crisp input and are converted to fuzzy variables in Fuzzifier. Since most of the development platforms are digital, there is always an ADC premising the Fuzzifier. These fuzzified inputs proceed to the inference engine where controller response is generated using the rulebase as fuzzy output. There are various fuzzy based operators viz. min-max, product-max etc mentioned in the literature on which inference engine operates. These responses are then defuzzified to digital signals in Defuzzifier [6] if the controller platform is digital and if the desired output has to be in analog domain, a DAC succeeds the process. The rulebase can be derived from expert heuristic information or from numerical data. Performance of a FLC largely depends on the quality of its rulebase. Thus runtime configurability is very important for these systems. This paper explores a way of achieving this configurability in runtime serially using ISR based polling.

B. ADSP-BF537 [6]:

In literature, plenty of DSP based FLCs are present [7, 4, 8]. This work has been implemented on an Analog Devices’ Blackfin fixed point 600MHz DSP with 132 KB of on-chip memory. The system peripherals include an IEEE-compliant 802.3 10/100 Ethernet MAC (ADSP-BF536 and ADSP-BF537 only), a CAN 2.0B controller, a TWI controller, two UART ports, an SPI port, two serial ports (SPORTs), nine general-purpose 32-bit timers (eight with PWM capability), a real-time clock, a watchdog timer, and a parallel peripheral interface (PPI) [ADSP Datasheet]. The hardware platform used is ADSP-BF537 Ez-Kit Lite which is programmed using C/C++ language and a cross compiler, VisualDSP++. Development of this system has been done using VisualDSP++ ver. 5.

III. FIRED RULES HYPER CUBE

Fired Rules Hyper Cube (FRHC) is characterized by extremely simple way of the fuzzy inference in a layered parallel architecture. The processing time slightly depends on the number of inputs of the fuzzy system and does not depend on the number of rules and fuzzy partitioning of all variables [FRHC, Kalaykov]. FRHC makes an assumption that the input membership functions are defined such that not more than two of them overlap at any given point of the input space.

Fig. 2 FRHC Assumption

Fig. 2 has three membership functions namely MF1, MF2 and MF3. The output of Fuzzifier will be fuzzy set of three fractional values in between 0 and 1 for each input corresponding to distinct membership function. However, for any value of input i, there can be at maximum two non-zero values or conversely at minimum one non-zero value. This of course depends on the no. of overlapping membership functions which in FRHC is assumed to be two. At no value of the input, within the range, it is possible to obtain a nonzero fuzzy set. This property has been exploited in the design of the proposed FLC to enhance the fuzzy logic inference per second (FLIPS).

IV. HARDWARE IMPLEMENTATION:

A run-time configurable FLC is coded in C language and emulated in an ADSP-BF537 Blackfin Processor with help of Analog Devices VisualDSP++ software environment. Offline data are fed into the program through text files as shown Fig. 1 serially and the results are recorded for performance analysis. The algorithm is implemented in C language and compiled to generate an output file which can be dumped on to the Blackfin processor. The code size is 109KB which fits in perfectly in the stipulated internal memory of 132 KB resulting in no external memory to be employed.

The setup parameters are as follows:

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>No. of Input</td>
<td>1 (Speed)</td>
</tr>
<tr>
<td>No. of Output</td>
<td>1 (Voltage)</td>
</tr>
<tr>
<td>Input Membership Functions</td>
<td>3</td>
</tr>
<tr>
<td>Output Membership Functions</td>
<td>3</td>
</tr>
<tr>
<td>Shape of Membership Function</td>
<td>Triangular</td>
</tr>
<tr>
<td>Implication Method</td>
<td>Min</td>
</tr>
<tr>
<td>Aggregation Method</td>
<td>Max</td>
</tr>
<tr>
<td>Defuzzification Method</td>
<td>Weighted Average</td>
</tr>
</tbody>
</table>

These parameters were fed to the controller at startup through a text file named Setup.txt. Similarly the rulebase was fed to the controller through a text file named Rulebase.txt. After this the controller is ready to operate with specified set of inputs.

Standard defuzzification methods include.
- BADD (basic defuzzification distributions)
- COA (centroid of area)
- COG (biserctor of area)
- FOM (first of maximum)
- LOM (last of maximum)
- MOM (middle of maximum)
- WFM (weighted fuzzy mean)

As mentioned earlier in the system design configuration, the proposed system was developed with a weighted average defuzzification method since this method is most widely used as defuzzification for control applications and produces meaningful control in most cases. Weighted average is calculated by:

\[ Y^* = \sum_{i=1}^{N} \mu_i w_i \]

Where \( Y^* \) is the defuzzified output, \( \mu_i \) is the membership value of output of each rule, \( w_i \) is the weight associated with each membership function and \( N \) is the total no. of output membership function. This method of defuzzification is very uncomplicated and easy to implement. A relatively fast inference time is observed and with fair amount of accuracy.

<table>
<thead>
<tr>
<th>Sl. No.</th>
<th>Speed (in RPM)</th>
<th>Blackfin Output (in volts)</th>
<th>Matlab Output (in Volts)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>2437.4</td>
<td>2.3880</td>
<td>2.3866</td>
</tr>
<tr>
<td>2.</td>
<td>2330</td>
<td>2.4620</td>
<td>2.4400</td>
</tr>
<tr>
<td>3.</td>
<td>2510.2</td>
<td>2.3382</td>
<td>2.3600</td>
</tr>
<tr>
<td>4.</td>
<td>2392.8</td>
<td>2.4188</td>
<td>2.4190</td>
</tr>
<tr>
<td>5.</td>
<td>2450</td>
<td>2.3802</td>
<td>2.3794</td>
</tr>
<tr>
<td>6.</td>
<td>2315</td>
<td>2.4620</td>
<td>2.4400</td>
</tr>
<tr>
<td>7.</td>
<td>2350</td>
<td>2.4620</td>
<td>2.4400</td>
</tr>
<tr>
<td>8.</td>
<td>2400</td>
<td>2.4142</td>
<td>2.4149</td>
</tr>
<tr>
<td>9.</td>
<td>2360</td>
<td>2.4620</td>
<td>2.4400</td>
</tr>
<tr>
<td>10.</td>
<td>2420</td>
<td>2.4000</td>
<td>2.4000</td>
</tr>
</tbody>
</table>

V. PERFORMANCE ANALYSIS

To test the developed system, a one-input one-output system of DC motor control is assumed. A FLC to control DC motor is developed in Matlab. Same FLC parameters are
Fuzzy Inference Systems in Matlab is used to define the FLC which is used as a standard for testing the Blackfin based FLC. Fig. 3 and Fig. 4 shows the input and output membership functions for DC motor control where speed (in RPM) is input and voltage (in V) is output. Fig. 5 shows the FLC setup parameters.

VI. CONCLUSION
A general purpose FLC based on ADS-BF537 is designed and analysed in comparison to Matlab FLC for performance and accuracy yielding the result to be satisfactory. The system exhibits a maximum of 0.5% of error due to truncation and sampling data bits. However majority of the error occurred due to weighted average defuzzification. Runtime configurability of the design was achieved using the file handling capability of Blackfin DSP. Text files were used to program the hardware with essential information about setup parameters and the rulebase. This system thus proves to be a runtime configurable general purpose FLC which can be programmed with expert heuristic knowledge and can be deployed in any control application, linear or non-linear. However this system lacks the ability of tenability of rulebase and operating in standalone mode. Implementation of such system will yield a great.

ACKNOWLEDGMENT
This work was supported by Board of Research for Fusion Science and Technology (BRFST), Gandhinagar, India. The authors would like to thank the people from IPR, Gandhinagar and NIT Rourkela, who have been indirectly involved in realizing this work. The authors are also thankful to anonymous reviewers for their valuable comments.

REFERENCES